THE ELECTRONICS MAGAZINE WITH THE PRACTICAL APPROACH
UK £1·70 IR £2·62 (incl. VAT) December 1989

14 20 24 36 38 41 46 51 60

Elektor Electronics

AF/HF Signal Tracer
CMOS Preamplifier
Hard Disk Monitor
EPROM Simulator
Transistor Curve Tracer
Digital Model Train (8)

12
9 770268 451012

Elektor Electronics

CONTENTS

December 1989
Volume 15
Number 173

Theme of the month in January will be Communications

Also in the January issue:
- Video mixer (Part 1)*
- CMOS preamplifier (2)
- EPROM programmer
- Simple AC mV meter
- HC oscillators
- 8052 modification
- Conversing with computers – naturally
- CMOS RAM control for PC-AT

* We regret that owing to circumstances beyond our control this article is delayed by one month.



Front cover
The 4.5 m diameter communication antenna seen here being tested has won a 1989 Queen's Award for Technological Achievement. The dish, designed and manufactured by Precision Antennas, is versatile and can be used for both terrestrial and satellite applications. It is designed to operate in wind speeds of up to 140 km per hour and survive wind speeds of up to 200 km/h, but can be supplied to meet even more hazardous conditions. Antennas of this type have been supplied to British Telecom, Cable & Wireless and to many internationally known customers for different communication uses.

We thank all our readers for their continued support and wish you all A Prosperous and Peaceful New Year!



Solid-state preamplifier – p. 41



Transistor curve tracer – p. 60



Hard disk monitor – p. 51



Integrated circuit tester – p. 29

ELEKTOR ELECTRONICS (Publishing)
Editor/publisher: Len Seymour
Technical Editor: J Buiting

Editorial offices:
Down House
Broomhill Road
LONDON SW18 4JQ
England
Telephone: 01-877 1688 *(National)*
or +44 1877 1688 *(International)*
Telex: 917003 (LPC G)
Fax: 01-874 9153 *(National)*
+44 1874 9153 *(International)*

Advertising: PRB Ltd
3 Wolseley Terrace
CHELTENHAM GL50 1TH
Telephone: (0242) 510760
Fax: (0242) 226626

European offices:
Postbus 75
6190 AB BEEK (L)
The Netherlands
Telephone: +31 4490 89444
Telex: 56617 (elekt nl)
Fax: +31 4490 70161

Managing Director: M.M.J. Landman

Overseas editions:

Federal Germany
Elektor Verlag GmbH
Süsterfeld-Straße 25
5100 Aachen
Editor: E J A Krempelsauer

France
Elektor sarl
Route Nationale; Le Seau; B.P. 53
59270 Bailleul
Editors: D R S Meyer;
G C P Raedersdorf

Greece
Elektor EPE
Karaiskaki 14
16673 Voula — Athens
Editor: E Xanthoulis

India
Elektor Electronics PVT Ltd.
Chhotani Building
52 C, Proctor Road, Grant Road (E)
Bombay 400 007
Editor: Surendra Iyer

Netherlands
Elektuur B.V.
Peter Treckpoelstraat 2-4
6191 VK Beek
Editor: P E L Kersemakers

Pakistan
Electro-shop
35 Naseem Plaza
Lasbella Chawk
Karachi 5
Editor: Zain Ahmed

Portugal
Ferreira & Bento Lda.
R.D. Estefânia, 32-1°
1000 Lisboa
Editor: Jeremias Sequeira

Spain
Ingelek S.A.
Plaza República Ecuador
2-28016 Madrid

Sweden
Electronic Press AB
Box 5505
14105 Huddinge
Editor: Bill Cedrum

Distribution:
SEYMOUR
1270 London Road
LONDON SW16 4DH.

Written and composed on Apple and IBM corporate publishing systems by Elektor Electronics.

Printed in the Netherlands by NDB, Zoeterwoude.

ABC
MEMBER OF THE AUDIT BUREAU OF CIRCULATIONS

HIGH DEFINITION TELEVISION:

high stakes for the year 2000

One Sunday evening in the year 2010, somewhere between Tokyo, London and New York, someone switches on his high definition television set. He decides to watch a film. The flat screen, larger than the one on his old receiver, produces pictures as pure as those he is accustomed to seeing in his cinema. The stereo sound quality reminds him of his old compact disc player. The film is broadcast in the original language, although three other languages are available, since the stereo television is equipped with eight sound tracks.

The film is interrupted by a break for advertisements. Not in the least annoyed, our man simply instructs his television set to turn itself into a computer and display the first draft of the text of a lecture he is to give in Geneva the following week.

This is just one of the applications that high definition television may be offering in a few years' time. Other features are already in operation or under study:

- cinemas could receive HDTV film picture and sound from another town via satellite;
- thanks to the picture quality and enhanced colour production it offers, doctors specializing in, say, microsurgery will be able to use HDTV to teach their students;
- art galleries will be revolutionized: comfortably installed in an armchair, visitors will be able to view paintings by Matisse or Constable faithfully reproduced by HDTV cameras and stored in a video data bank;
- HDTV will be a boon to printing, publicity and other media sectors.

The attraction of HDTV

An HDTV screen has around 700 000 pixels distributed over more than 1000 lines. Your current television has only 525 or 625 lines and a mere 120 000 or 180 000 pixels, depending on the country in which you live. This increase in the amount of visual information affords enhanced quality on a larger picture. The format of today's TV screens is based on a horizontal-to-vertical ratio of 4:3. The aspect ratio in HDTV will be 16:9, the standard used for most cinema productions.

The HDTV screen does not introduce any signal deterioration, a phenomenon that may be detected on our conventional colour screens, and there will be no ghosting of objects or figures moving in the picture. However, HDTV will require four times as much bandwidth as is necessary to broadcast a conventional television signal.

The production technology already exists. No fewer than 51 HDTV transmissions were presented at the second Electronic Cinema Festival held in Montreux last summer. These works were made possible by a whole new range of tools, including cameras, video recorders, editing equipment, video discs, etc. In some countries, the necessary facilities to transmit sound and pictures to receivers via satellite are already in place. Nevertheless, several obstacles have to be overcome before TV viewers will be able to enjoy this new audio-visual environment.

The players in the game

The world is divided into three broadcasting systems: PAL, SECAM and NTSC. The 625-line PAL and SECAM standards are used by 70% of the world's population (Europe, Africa, Middle East, USSR, China and India) as against 30% for the 525-line NTSC standard (North America, Japan, Republic of Korea). The situation is further complicated by differences in the field frequency in the different countries: 50 Hz or 60 Hz.

As we move towards the television of the next century, most of the parties involved agree that the ideal situation would be the adoption of a single world-wide standard, which would make for significant economies of scale in respect of programme production and transmission, not to mention lower receiver manufacturing costs and the emergence of programmes without code conversion of any kind, thereby reducing technical impairment, a factor of particular importance to the consumer.

The International Radio Consultative Committee has clearly stated its views on the subject: "...The long term future of HDTV lies in the digital domain, and equally the long term future of HDTV standards should lie with unique world-wide standards".

The three main players involved in this competition to secure a multi-billion dollar market are Europe, Japan and the United States.

JAPAN

Japan was quick off the mark in the development of high definition television. It was Dr Fujio of the public network NHK who first began researching into an HDTV system nearly 20 years ago. Since June this year, NHK has been broadcasting one hour of high definition programmes per day. The broadcasts can be received only by TV sets equipped for direct satellite or cable reception. At the same time, Japanese industry has had to develop a conversion system to enable the programmes to be received on all TV sets currently in use. Japan has opted for the production standard 1125 lines/60 Hz/2:1 for interleaved scanning.

EUROPE

In 1985, with the support of the United States and a number of European broadcasters, Japan made moves to have its standard adopted as the single world-wide standard by the CCIR Plenary Assembly (Dubrovnik, 1986). The Europeans reacted by proposing that adoption of the standard be deferred. Their main argument: to offer television viewers an intermediate approach, called MacPacket, which, unlike the Japanese project, would not oblige people to change their television sets (only a converter is required for MacPacket) and would provide an intermediate improvement in quality pending the introduction of real high definition technology. The CCIR put off its decision, thereby enabling the European partners to develop an alternative HDTV. This marked the birth of the EUREKA-95 project. Some 20 companies directed by Bosch, Philips and Thomson set to work. At the 1988 International Broadcasting Convention (IBC) in Brighton, England, the Europeans successfully demonstrated their prototype chain using 1250 lines/50 Hz/2:1 for interleaved scanning.

During the initial phase of implementation, programmes will be broadcast using MacPacket transmissions (C-MAC, D-MAC and D2-MAC) via satellite. Subsequently, high definition Mac signals (MAC HD) will take over. MAC HD will be compatible with MacPacket, with the result that MacPacket receivers will still be able to receive high definition sign als, although only with enhanced conventional quality. MAC HD receivers will be capable of receiving both types of signal.

Europe has thus chosen an extended implementation schedule, passing through an intermediate solution pending the arrival of high definition.

The MacPacket system was experimented this year following the launch of the French satellite TDF-1. The Federal Republic of Germany plans to carry out similar operations using the TV-SAT satellite. The British BSB satellite, due to start transmitting early next year, will use D-MAC.

UNITED STATES

Initially, industries working together with the CBS network favoured the Japanese system. Very quickly, however, the United States came to realize what was at stake and decided to examine its own solution. Unlike Japan, with the approval of the Federal Communications Commission (FCC), the United States followed the European broadcasters in adopting a stage-by-stage approach compatible with North America's current television environment.

The broadcasting structure in North America is unique, forming a veritable web of cable distribution and satellite communications networks against a background of frantic competition between several small and medium-sized local broadcasters. Establishment of a high definition system has to take account of this environment. The main parties involved seem to favour a gradual approach. Twenty or so proposals are being studied.

Until recently, American industry concentrated above all on increasing its share of programmes produced and distributed throughout the world. The United States registers an annual trade surplus of $800 million in this area. A single HDTV standard might help the United States in this regard by increasing their share in the cinema sector, at a time when some people expect 35 mm and 70 mm films to be phased out in favour of direct satellite broadcasts to cinemas.

This is one of the reasons that the United States is now concerned with broadcasting standards rather than production.

Japan and Europe are well-suited to high definition broadcasts via satellite in so far as their broadcasting structures are to a large extent centralized or operated by public national broadcasters. In the United States, the situation is completely different. Local transmitters are operated by hundreds of independent owners. For this reason, most American broadcasters wish to retain an NTSC transmission facility while gradually introducing HDTV.

America's efforts have thus concentrated on the development of a compatible system, following the same kind of procedure as for the introduction of colour television, so that the consumer is not obliged to change or modify his television set.

Finally, it should be pointed out that the small bandwidth available constitutes one of the major constraints facing American broadcasters as regards the development of high definition television. With the bandwidth set by the FCC at 6 MHz, engineers will have to work wonders to find a transmission method able to reproduce the quality offered by production, given the inevitability of signal compression. Bandwidth compression and the resulting loss in quality may be avoided thanks to the emergence of a new method of transporting information: the integrated services digital network (ISDN), which is currently being standardized by the International Telegraph and Telephone Consultative Committee.

BATTLE OF THE CHIPS

There is more at stake with television than purely audio-visual considerations. The American Electronics Association, whose members are the largest American electronics companies, such as IBM, Apple, Hewlett-Packard, Texas Instruments and twelve others, maintains that if the United States does not control at least 10% of the world market for high definition televisions it is likely to lose half of its share of the market for semiconductors and hence microcomputers. The United States has more or less given up producing television sets for its domestic market. The only firm still producing them is Zenith, which has a 13% share of the market. Where microcomputers are concerned, on the other hand, American industry commands 70% of the world market. Market forecasts predict that between 10% and 20% of chips manufactured worldwide will be destined for high definition television, not to mention the increase in the percentage of chips required for the production of video recorders, video discs, etc.

It is Japanese companies that control the production of semiconductors, with over 50% of world output, against 32% for America and 17% for Europe. Last year, NEC, Toshiba and Hitachi took the first three places in the world semiconductor manufacturer rankings. More importantly, however, Japanese industry controls 85% of the market for dynamic memories (DRAMs), which are more less essential for manufacturing semiconductors.

The largest market in 1993 will be Europe, with 340 million consumers. Unlike in computing, Europe occupies an enviable position as regards television receivers, for which Thomson and Philips control 25% of the world market. Europe will thus be playing its trump card in the HDTV game. At the same time, it will endeavour to master the manufacture of highly advanced ICs through Joint European Semiconductor Silicon (JESSI), a partnership com prising Philips, Siemens and SGS Thomson.

Clearly, for all the parties involved a leading position in this competition may strenghten their role in several other advanced technology sectors.

Between now and the year 2005 the stakes will be high: all television sets throughout the world will need replacing: a market worth several hundreds of billions of dollars, not to mention the investments that will be required to transmit programmes from the studio to the receiver. The decision on the standard or standards and harmonization thereof will thus be a difficult but crucial one.

In the final analysis, however, the match will be refereed by the consumer, with whom the real power of decision lies. If high definition television is introduced like colour television before it, consumer HDTV will be in our homes by the turn of the century.

ONE MILLION WATTS OF PURE CLASS A

Sage Audio Electronics have recently had reason for a double celebration. The first one resulted from their total sales of the Super Series of Class A power amplifier modules having topped one million watts of audio power (if you don't want to do the arithmetic, that's 5000 units rated at 200 watt or 10 000 rated at 100 watt). Sage say that most of these units have gone to domestic hi-fi enthusiasts all over the world, but that they have also had many orders from TV/Radio stations, clubs, discos, schools and universities, science research laboratories, sound studios and engineering firms, again, many of them located overseas.

The second celebration was because of the appointment of Sound Light Electronics as their distributor of power amplifiers and digital filters in Sweden. Our Swedish readers may note that SLE operate a home trial scheme, whereby the customer can take home a ready-made Sage stereo power amplifier or digital filter for evaluation before he has to decide on the purchase. SLE are also offering a full technical back-up service.

The Super Series of power amplifier modules has been featured before in *Elektor Electronics* (July 1988), but we have now had the opportunity of evaluating a couple of Supermos 2 modules ourselves. In general terms, our findings confirm the specifications published by Sage Audio, but we must admit that we do not have all the special test equipment Sage have in their design laboratory. Consequently, we have not been able to compare all parameters properly. None the less, on the basis of the most important test of all, a listening test, coupled with the measurements, we can unhesitatingly recommend the Supermos 2 to anyone who is looking for a first-class audio power module.

For the benefit of our Swedish readers, the address of Sound Light Electronics is Roshagsvagen 92; 582 70 LINKÖPING.

Readers elsewhere in the world should address all enquiries to Sage Audio Electronics; Construction House; Whitley St.; BINGLEY BD16 4JH; England; Telephone (0274) 568647.

A happy Les Sage holding a Supermos 2 AF power amplifier

TRANSPUTER 'COMPUTER' BREAKTHROUGH

A breakthrough in achieving the high levels of computer power required for many digital signal processing applications has been announced by Marconi Radar Systems Ltd of Chelmsford.

Incorporating the multiprocessing power of the INMOS transputer, the S7400 transputer array signal processor was developed by the company initially to service the demanding requirements of modern radar signal processing. The - until now - prohibitively high cost of array processors had forced manufacturers to build signal processing system with dedicated hardware. This approach lacks flexibility and requires a long design and manufacturing cycle.

The transputer is a fully software-programmable device that has inherent advantages over other technologies – such as ASIC-based processors – in that it is totally uncommitted, so offering users great flexibility with a standard hardware and foundation software package. This means that low-cost array processing is now available for many applications – particularly where a great volume of high bandwidth data has to be reduced to low bandwidth 'intelligible' output – such as sonar, infra-red sensor and image processing.

CAN YOU HELP?



If you have seen this man or anyone resembling him please contact the Police at Haverfordwest

On the 5th July this year the bodies of Peter and Gwenda Dixon were discovered, having been brutally murdered on the Pembrokeshire Coastal Path. Peter Dixon was a keen radio amateur, call sign G0HFQ and sometime CB enthusiast. The Police are anxious to talk to any person who had contact with, or heard, Mr Dixon while he was operating in Pembrokeshire as GW0HFQ/M, on 2 m FM, 20 m SSB, 40 m SSB, or 10 m FM/SSB between the 19th and 29th June this year.

It is believed that Peter Dixon had a contact with another mobile station operating in the area on 10 m FM on the morning of Wednesday, 28th June.

Furthermore, at about 2 p.m. on Sunday, 25th June last, two men in a boat fishing on the Hellwick Bank off Worms Head on the Gower coast overheard a conversation on the boat's CB radio. The set was tuned to Channel 33 and a man was transmitting who, from the personal details he gave over the radio, could well have been Mr. Dixon. This person speaking on Channel 33 said he was middle-aged, from the Oxford area and had been holidaying in Pembrokeshire for the last sixteen years or so. These details and the fact that he was using a complicated call sign such as a radio ham would use indicated he was an experienced amateur radio enthusiast like Mr. Dixon as opposed to being a CB radio user.

Peter and Gwenda Dixon

The conversation he was conducting was with a second unknown man believed to have been called Tom and who was also in a fishing boat off the Pembrokeshire coast. This second man had a broad Pembrokeshire accent and during the conversation agreed to meet the man believed to be Mr. Dixon somewhere at a later date. It is not known whether or not this meeting did actually take place as the second man appeared slightly disinterested in any future rendez vous.

The Police are, however, interested in speaking to the second man as he may be able to furnish them with further information as to the movements of Mr. and Mrs. Dixon in the days immediately prior to their murders on the 29th June 1989. They ask therefore that he contact them as soon as possible at Haverfordwest Police Station. Telephone (0437) 763355.

EPROM SIMULATOR

B.C. Zschocke

This circuit enables an EPROM-resident memory block in a microprocessor system to be worked on in a flexible and time-efficient manner, without having to remove, erase, and reprogram the EPROM every time its contents need to be changed. Ideal for the debugging stages of almost any circuit that uses an EPROM, this low-cost simulator works in conjunction with many types of personal computers. Special software for controlling the EPROM simulator is not required in most cases because the unit acts like a Centronics compatible printer.



With a development system far out of their financial reach, many microprocessor enthusiasts are forced to juggle with a number of EPROMs that contain debugged and tested parts of a larger program under development. The problems encountered during these and later programming stages are well-known: lost file documentation, incorrect address relocation, and missing variables during the linking stages. These and other difficulties invariably seem to accumulate to a level where the newly compiled program does not run at all while the previously written routines that make up the whole appear to work all right. Back to the subroutines and initialization routines, add one jump instruction, delete one call, re-assembly, erasing and re-programming of another EPROM. Another test, and another error

32-KBYTE EPROM SIMULATOR

- Simulation of EPROM types 2764, 27128 and 27256
- Centronics compatible
- Auto-reset for target system
- 8-, 16- or 32-bit configurations
- Data downloading uses resident printer port commands on external computer (Amiga, PC-XT/AT, CP/M, Atari)
- Control program available for PC-XT/AT (MSDOS) machines
  - port redirection LPT1:, LPT2: or LPT3:
  - interface test for data transfer
  - supports Tektronics, Intel-hex and Motorola file transfer standards
  - default: binary transfer
  - programmable address-offset
  - MSDOS PATH test
  - file length indication after transfer
  - 'quiet mode' to speed up file transfer
  - parameter transfer allowed via batch program



Fig. 1. Block diagram of the EPROM simulator. The 32 Kbyte RAM can be accessed from the host PC as well as from the target system.

is found.

Not a few of such programming sessions take hours of painstaking work that can be alleviated by this EPROM simulator. The unit is used in conjunction with an external PC to write, arrange, and then download experimental software into the target system until this runs as required. The EPROM eraser and programmer are not called upon until the system has been debugged completely. At this stage, the working EPROM code is available as a binary file on the external computer.

RAM instead of EPROM

The EPROM simulator essentially replaces an EPROM (or a ROM) by a random-access memory (RAM) which is read by the target system and written to by an external computer. The EPROM data may be supplied by an assembler or compiler running on the external computer. In most cases, such programs are capable of writing a binary object code file to the Intel-hex, Tektronics, or Motorola standard. The object code file is usually sent to an intelligent EPROM programmer which uses a special program that allows binary data in either one or more of the above file standards to be read via a serial port, recognized and blown into an EPROM.

The EPROM simulator described here does not require a special control program. Rather, it is designed to make use of standard system commands and utilities available to control the Centronics (8-bit parallel printer) port of the external PC. The advantages of this approach are mainly fast data transfer to the simulator, a relatively simple interface circuit in the EPROM simulator, and ease of data control via familiar programs and resident commands on the PC.

Circuit description

The EPROM simulator is capable of replacing EPROMs of 8 Kbyte (2764) to 32 Kbyte (27256). A maximum of four EPROM simulators may be connected to work on software for a 32-bit microprocessor system.

EPROM data may be supplied by any computer having a Centronics compatible 8-bit printer port. The dataflow is controlled by the STROBE pulses, which signal to the EPROM simulator that a dataword is stable and valid. As indicated in the block diagram of Fig. 1, the pulses on the STROBE line serve to clock and enable three-state counters IC_3 and IC_4. The outputs of these counters address a 32 Kbyte RAM. Data received from the computer is stored direct in the RAM at the address location selected by the counters. After loading the last byte, the counters are switched to the high-impedance mode. At this stage, the RAM contents may be read by the target system, which takes over the addressing. The address inputs and the data outputs of the RAM are buffered.

The circuit diagram of the basic version of the EPROM simulator is given in Fig. 2. The control circuits around the

dual-ported RAM, IC9, consist of three blocks.

Timing controller IC1-IC2 ensures the timing of the internal signals as well as those on the Centronics port. It also supplies a RESET signal for the target system. Only one timing controller is required, irrespective of whether the simulator is used in an 8-, 16- or 32-bit configuration.

Byte selector IC10-IC11, if used, ensures the correct distribution of 8-bit datawords received on the Centronics port to the 16- and 32-bit extensions.

RAM address and load address counter IC3-IC4, together with data latch IC5 and drivers IC6, IC7 and IC8, arranges the addressing of the RAM, as well as read and write operations, either by the external computer (download mode) or the target system (simulate mode).

The RAM chip used, a 43256-10, is a static type with a memory capacity of 32 Kbyte, allowing EPROMs up to and including the 256-kbit Type 27256 to be simulated in the target system. If smaller EPROMs are used, the non-used address lines of the EPROM simulator must be made low (A14 for the 27128, and A13-A14 for the 2764).

Timing, pulse levels and the Centronics interface

To ensure correct operation of peripherals loading on the negative as well as on the positive edge of the STROBE pulse, data on a Centronics compatible computer port must be stable before and after the STROBE line goes low. Most 8-bit parallel printers load data on the negative pulse edge, as specified in the Centronics standard. The EPROM simulator uses both the positive and the negative pulse edge.

Components R8-C3 reset the circuit at power-on. Bistables FF1 and FF2 are set, and monostables MMV1 and MMV2 are reset. Bistable FF2 resets all counters and switches the circuit to EPROM simulation mode.

The timing diagram of Fig. 3 refers to operation of the 8-bit version of the EPROM simulator. The negative edge of STROBE triggers MMV1 and resets FF1 and FF2. The latter bistable switches the circuit to the load mode, and actuates the RESET line. The other bistable, FF1, ensures that the BUSY line on the Centronics interface is actuated. The pulse transition supplied by FF1 causes the counter value to be loaded into the counter register, and the dataword on the Centronics port to be latched. The duration of the STROBE pulse allows the digital levels that form the dataword and the address for the RAM to settle. The positive edge of the STROBE signal triggers MMV1, whose monostable period is used to actuate the WRITE signal for the RAM and the ACK (acknowledge) handshake signal on the Centronics interface. After the monostable period has lapsed, FF1 is set so that



Fig. 2. Circuit diagram of the basic (8-bit) version of the EPROM simulator. The circuit may be extended to work on 16- and 32-bit systems.



Fig. 3. Timing diagrams to illustrate the operation of the 8-bit version of the EPROM simulator.

BUSY is made low. At the same time, the counter is advanced by one address location. A this stage, the first byte has been loaded into RAM, and the circuit is ready to accept the next dataword.

Monostable MMV_2 is triggered by a new dataword if this is applied within its monotime. The loading sequence is as described for the first STROBE pulse. If no dataword is received within the monotime of MMV_2, the circuit switches to simulation mode, resets the counters, and ends the reset condition of the target system.

In the 16 and 32-bit versions of the simulator, IC_{10} and IC_{11} arrange the distribution of the counter values (addresses) and the internal WRITE signal for the RAM. Depending on the jumper configuration, either the first, second, third or fourth byte is loaded, and the number of clock pulses to the counters is reduced accordingly.

Although the outputs of MMV_2 and FF_2 appear to behave identically as far as their timing is concerned, there is good reason to use the additional bistable. The timing diagram of Fig. 3 shows that the time between triggering and actuation of the monostable, MMV_2, is not short enough, particularly at relatively long monotimes. Hence, bistable FF_2 prevents a possible timing error because it is actuated by the trigger signal of MMV_2, and de-actuated by the negative edge of the monostable signal.

Transistor T_3 turns on LED D_3 when the computer loads data into the EPROM simulator. The 'active low' collector volt-



For easy reference: pinning of the EPROM types that can be handled by the EPROM simulator.



Fig. 4. Track layouts and component mounting plan of the double-sided, through-plated printed-circuit board for the EPROM simulator.

age of T_3 is taken to connector K_2 to keep the target system reset (or disabled) while data is being downloaded into the simulator. On completion of this process, the target system is automatically started, and runs the new software in the simulator RAM.

16- and 32-bit systems

Circuits IC_{10} and IC_{11} must be fitted on the main board if a 16- or 32-bit system EPROM is simulated. The chips enable the respective RAMs to be addressed sequentially. The 16- or 32-bit extension of the EPROM simulator is composed of up to three additional cards, which hold only the components stated in the parts list for the extension card. All cards are interconnected via terminals PC1 – PC17. Jumpers JP_1 – JP_4 define the number of cards (or RAM areas), while jumpers JP_5 – JP_8 define the order of the RAMs during the loading procedure. Table 1 lists the various jumper configurations.

Power supply

Diodes D_1 and D_2 allow the EPROM simulator to be powered either by the target system or by the on-board regulator, which takes its unregulated input voltage from a mains adapter. In most cases, the supply capacity of the target system will determine whether or not an external power supply is needed. The basic version of the simulator (without IC_{10} and IC_{11}) draws about 80 mA, mostly on account of the two 74LS590s. The current consumption of more than one simulator (16-bit or 32-bit systems) may be estimated by multiplying 40 mA by the number of 74LS590s used. Multi-simulator systems require only a single voltage regulator, because the supply voltage is bused via connector pins PC16 and PC17.

8/16/32-kByte selection

Wire link X–Y selects between simulation of a 27128 and a 27256 EPROM. In most microprocessor systems, pin 27 of a 27128

Jumper	8-bit 1×32k	16-bit 2×32k	32-bit 4×32k	RAM range	
JP1	x	–	–	JP5	1
JP2	–	x	x	JP6	2
JP3	x	x	–	JP7	3
JP4	–	–	x	JP8	4
for 8-bit version only:				JP9	1

Table 1. Jumper configurations.

($\overline{PGM}$ input; see Fig. 5) is made logic high. The resultant logic high level at pin 3 of K_2 must, however, not be passed to address line A14 of the the simulator RAM, requiring jumper Y to be installed. Similarly, a 2764 requires both A14 and A13 of the RAM to be held low. If, for any reason, a logic high level exists at pin 26 of the 2764 in the target system, the RAM must first be loaded with an 8 Kbyte block. Contrary to what is indicated in many application

Parts list

MAIN BOARD

non-SMA components

Resistors:
R_{11} = 8-way SIL resistor network 4k7

Capacitors:
C_2 = 4µ7; 16 V; axial
C_4 = 100µ; 16 V; axial

Semiconductors:
D_1;D_2 = 1N4001
D_3 = LED (3 mm)
IC_9 = 43256-10
IC_{12} = 7805

Miscellaneous:
K_1 = 36-way Centronics socket with straight pins.
K_2 = 34-way pin header (double row).
K_3 = 34-way IDC socket.
K_4 = 28-way IDC DIP header.
PCB Type 890166 (see Readers Services page).
Approx. 50 cm 34-way flat-ribbon cable.
Enclosure: Heddic Type 222.

SMA components:

Resistors:
R_1;R_2 = 2k2
R_3;R_4;R_{12} – R_{15} = 10k
R_5;R_9;R_{10} = 1k0
R_6 = 1M0
R_7 = 4k7
R_8 = 100k
R_{16} = 470Ω

Capacitors:
C_1 = 1n0
C_3 = 330n
C_5;C_7 – C_{15} = 100n
C_6 = 330n

Semiconductors:
T_1;T_2;T_3 = BC847B
IC_1 = 74HCT123
IC_2 = 74HCT74
IC_3;IC_4 = 74LS590
IC_5 = 74HCT574
IC_6;IC_7;IC_8 = 74HCT541
IC_{10} = 74LS590 (see text)
IC_{11} = 74HCT139 (see text)

Parts list

EXTENSION BOARD

non-SMA components

Capacitors:
C_4 = 100µ; 16 V; axial

Semiconductors:
IC_9 = 43256
D_1;D_2 = 1N4001

Miscellaneous:
K_2 = 34-way pin header (double row).
K_3 = 34-way IDC socket.
K_4 = 28-way IDC DIP header.
Approx. 50 cm 34-way flat-ribbon cable.
PCB Type 890166 (see Readers Services page).

SMA components

Resistors:
R_{12};R_{13};R_{14} = 10k

Capacitors:
C_7;C_8;C_9;C_{13};C_{14};C_{15} = 100n

Semiconductors:
IC_3;IC_4 = 74LS590
IC_5 = 74HCT574
IC_6;IC_7;IC_8 = 74HCT541

circuits of the 2764, pin 26 must never be left unconnected. If necessary, fit a 10 kΩ resistor to ground to ensure a permanent logic low level.

Hardware

The population of the double-sided, through-plated printed-circuit board for the EPROM simulator (Fig. 4) depends on whether an 8-, 16- or 32-bit system is to be debugged. For an 8-bit system, the card functions as the main board. For 16-bit and 32-bit applications, however, it functions as an extension card. Circuits IC_{10} and IC_{11} may be omitted only if future upgrades from 8-bit to 16-bit or 32-bit are not foreseen.

For an 8-bit application, only the main board is required. A 16-bit application requires one main board with IC_{10} and IC_{11} fitted, and one extension board. A 32-bit application requires one main board with IC_{10} and IC_{11} fitted, and three extension boards.

Fit Centronics connector K_1 direct on the board by pushing its straight pins over the relevant copper islands. The orientation of the connector is indicated by the '1' on the component overlay. Solder the connector pins to the islands, then check for short-circuits between pins. Place the connector and the PCB on the bottom half of the Heddic enclosure, and determine the size of the clearance in the top half to allow for the Centronics connector.

A home-made cable is required to connect the EPROM simulator to the EPROM socket in the target system. The units are interconnected via pin header K_2, a mating IDC (insulation displacement) connector, a length of 34-way flat ribbon cable, and a 28-way IDC DIP header for mating with the EPROM socket in the target system. The six wires connected to pins 28 – 34 of connector K_2 carry the $\overline{\text{RESET}}$ signal for the target system. These wires may be joined at the DIP header side of the flatcable and connected to a flying lead with a small crocodile clip. The length of the 34-way flatcable must not exceed 50 cm.

The EPROM simulator is built mainly with surface-mount assembly (SMA) components, which must be handled and soldered with great care and precision. Pay attention to the orientation of each and every SMA IC before fitting it!

The use of the transparent, smoke-coloured Heddic Type 222 enclosure stated in the Parts List requires the PCB to be shortened by cutting off the section with the two corner holes near K_2. These holes are only required if boards are stacked in 16- or 32-bit applications, for which a higher enclosure is required.

Cut a slot in the short side of the top half of the enclosure to enable the 34-way flatcable to pass. Insert a few mica washers or a ceramic insulation plate between the metal tab of the 7805 and the board to prevent a short-circuit with the tracks running underneath. Cut the jumper blocks from a larger double-row pin header. Mount LED D_3 direct on to the board.

Software

A system utility for the parallel printer port is used to download data into the EPROM simulator. The only requirement for this utility is a capability to send a file as 8-bit binary data to the Centronics port. Some examples of system utilities are listed below.

PC/MSDOS

```
COPY <filename> LPT1: /B
```

The /B switch causes the file to be sent in binary form (see your DOS manual).

For more advanced applications, a special control program, EPROMSIM, is available through the Readers Services. The program disk may be ordered as item ESS 129 (360 kB, 5¼-inch, MSDOS format). The main features of this versatile program are listed in the technical specifications box on the first page of this article.

CP/M systems

```
PIP LST:= <filename> [O]
```

The [O] switch causes the file to be sent in binary form.

Amiga

```
COPY <filename> PAR:
```

Be sure to use PAR:, not PRT:

Atari TOS

On Atari ST computers, click twice on the filename in the desktop menu, then send it to the printer port. Note that the operating system, TOS, closes the file with a CR-LF (carriage return & line feed) sequence, so that the last two bytes of a 32 KByte EPROM can not be used. A simple printer program that does allow the last two bytes to be used should not be too difficult to write in Pascal, C or BASIC.

LF/HF SIGNAL TRACER



T. Giffard

Second in our series of budget test equipment, the signal tracer presented here is a versatile instrument that offers a signal generator, a tracing amplifier, a millivolt meter and an AF monitor amplifier with loudspeaker output in a single, compact enclosure. These functions make the instrument particularly suited to testing, servicing and aligning a wide range of electronic equipment.

One particularly useful feature of the present sinal tracer is that every one of its functions mentioned above is available separately. For instance, the preamplifier with accurately defined, selectable, gain may be used as a 'drop-in' amplifier which is often required for measurements at low signal levels. Similarly, the sine-wave oscillator, the millivolt meter and the monitor amplifier may be used on their own.

Input circuit

The signal tracer has two inputs — see the circuit diagram in Fig. 1. The LF (low frequency) input socket is connected direct to a high-impedance (1 MΩ) resistor lad-

LF/HF SIGNAL TRACER

Measurement ranges	
Alternating voltage:	−40 dB (10 mV) −20 dB (100 mV) 0 dB (1 V) +20 dB (10 V) +40 dB (100 V)
Bandwidth:	15 Hz to 350 kHz (−3 dB) 30 Hz to 200 kHz (−1 dB)
Input impedance:	>1 MΩ
Measurement amplifier	
Output impedance:	600 Ω
Bandwidth:	see 'Measurement ranges'
Amplification:	100 (40 dB) (10 mV range, attenuator at 0 dB)
Monitor amplifier	
Bandwidth:	35 Hz to 21 kHz (−3 dB)
Output voltage:	0 V to 6 V_{pp} (2.2 V_{rms})
Nominal load resistance:	8 Ω
Nominal output power:	560 mW
Sine-wave generator	
Frequency:	1 kHz
Output amplitude:	0 V to 4.25 V_{pp} (1.5 V_{rms})
Distortion:	less than 0.05% (2nd harmonic)
Output impedance:	max. 3 kΩ
Power supply	
Input voltage (mains powered):	min. 11 VDC
Stand-by current @ 11 V:	5 mA (S_1 off) 18 mA (S_1 on)
Stand-by current @ 9 V (battery powered):	<0.1 µA (S_1 off) approx. 13 mA (S_1 on)
Maximum current consumption at nominal AF output power:	125 mA @ 9 V (battery-powered) 125 mA @ 8 V (mains-powered)



Fig. 1. Circuit diagram of the versatile signal tracer.

der network. The HF input also feeds this network via a germanium diode, D_1, and a coupling capacitor, C_1. The LF input socket is used for all alternating-voltage measurements. The HF input is intended for tracing amplitude-modulated (AM) high-frequency signals in receiver circuits. The diode and the coupling capacitor form an AM demodulator whose output signal is fed to the resistor ladder network. Next, level selection switch S_1 passes the signal to the input of IC_1. The AM demodulator is particularly suited to repair work on receivers and communications equipment, and enables amplitude-modulated audio and video signals at intermediate frequencies to be traced.

Double-pole rotary switch S_1 functions as a range selector (S_{1a}) and an on/off switch (S_{1b}).

The voltage range of both inputs is 0 V to 100 V, as determined by the relevant rating of the input capacitor. In theory, the lowest setting of the range switch (contact 6 of S_{1a}) creates a 1,000 V range. Apart from being far outside the voltage rating of the input capacitor, such a range has no practical use in combination with a millivolt meter having a dB (decibel) read-out. Switch positions 1 (10 mV) through 5 (100 V) form the normal ranges, divided into decades. The instrument is turned off by selecting position 6.

The 100 V range should be ample for most applications: after all, a peak voltage 100 V, supplied by an AF amplifier with 4 Ω output impedance, corresponds to a power output of no less than 1,250 W.

Diodes D_7 and D_8 protect the high-impedance input amplifier, IC_1, against voltage peaks greater than about 100 V. Resistor R_{10} and the two diodes can not, however, afford protection against continuous overvoltage. The input may be given a higher maximum input voltage by increasing R_{10}, but only at the cost of a significant bandwidth reduction.

The high input impedance (1 MΩ) of the signal tracer is inevitably coupled to a relatively large, negative, effect of stray capacitance associated with the resistors and the rotary switch. Capacitors C_2 through C_8 are provided to compensate this capacitance, and result in a 3 dB bandwidth of about 350 kHz.

A low-power CMOS opamp Type TLC271 is used as the input amplifier because it offers high input impedance and bandwidth when powered from a single supply rail. The required drive margin is ensured with potential divider R_8-R_9, which holds the + input of the opamp at about half the supply voltage. The high value of these resistors, 22 MΩ, ensures that the resistor ladder network is only lightly loaded.

Tracing amplifier

The output signal of the input amplifier, IC_1, is applied to a linear potentiometer, P_1, before it arrives at the input of the measurement amplifier, a discrete circuit around T_1 and T_2. Preset P_2 allows the range of P_1 to be set to about 20 dB, corresponding to the ranges of S_1. The potentiometer serves as a variable attenuator that enables a particular reference level to be set on the moving-coil meter. If, for instance, the reference level is set to 0 dB, the −3 dB and −6 dB levels are easily read from the meter scale.

The measurement amplifier has a bandwidth of about 800 kHz. The lower cut-off frequency is set to 16 Hz by C_{13}, the decoupling capacitor with feedback resistor R_{14}. A lower cut-off frequency would be achievable by a increasing C_{13}. This is not recommended, however, since it lengthens the stabilization period of the in-



Fig. 2. The printed-circuit board is geared to the front-panel foil to give a compact and simple-to-build test instrument.

strument at power-on. With C_{13} at the given value, this stabilization period takes about 1 s. Feedback network R_{14}-R_{17} is dimensioned for a voltage amplification of 100 (40 dB).

The power stage of the measurement amplifier has an output impedance of about 600 Ω, as determined by R_{20}-R_{21}. The output signal is fed to socket K_3 via C_{14}, to the moving-coil meter circuit via C_{15}, and to a small monitor amplifier via C_{17}.

Summarizing the above, the circuit between the LF input socket and the 600 Ω output is a calibrated amplifier with high bandwidth, having a gain range of –40 dB to +40 dB in 20 dB steps, and an additional, continuously variable, 20 dB attenuator.

The meter circuit

The passive rectifier with germanium diodes D_2 – D_5 and moving-coil meter M_1 offers a relatively high bandwidth and a slightly logarithmic behaviour in the lower part of the meter range, which allows a dB scale to be made that is easily read (see the scale design in Fig. 3).

The Type AAZ18 diodes drop only 0.15 V at a forward current of 50 µA, and hardly affect the linearity in the lower part of the meter scale. Although other, similar, germanium diodes may be used, it should be noted that these may have slightly different characteristics, requiring the given meter scale to be modified.

The value of electrolytic capacitor C_{16} connected across the meter terminals has been chosen to stabilize the indication at relatively low frequencies without slowing down the average value conversion. Silicon diode D_6 protects the meter coil against voltages greater than about 0.6 V.

The meter circuit is simple to align: controls P_1 and S_1 are set to 0 dB, and preset P_3 is adjusted for full-scale deflection (f.s.d.) when an alternating voltage of 1 V_{rms} is applied to the LF input. The f.s.d. values in the other decade ranges of S_1 are 10 mV (–40 dB), 100 mV (–20 dB), 10 V (+20 dB) and 100 V (+40 dB). The meter may, of course, be provided with a voltage scale, provided this is corrected as required by the non-linear indication at small deflections.

The meter used for the prototype has a double scale, which was found particularly useful for AF measurements. The upper scale indicates dBs relative to 1 mW into 600 Ω, and has a 0 dB indication corresponding to 0.775 V. The f.s.d. value of 1 V is reached at an AF signal level slightly higher than +2 dB. On the lower dB scale, the 0 dB indication at f.s.d. is defined at a voltage level of 1 V.

Monitor amplifier

The monitor amplifier, IC_3, receives the output signal of the measurement amplifier via coupling capacitor C_{17}. The famil-

Parts list

Resistors:
R1 = 1M0; 1%
R2 = 100k; 1%
R3 = 10k; 1%
R4 = 1k0; 1%
R5 = 100Ω; 1%
R6 = 11Ω3; 1% (E96)
R7 = 665Ω; 1% (E96)
R8;R9 = 22M
R10 = 15k
R11;R12 = 220k
R13;R15;R17;R36 = 10k
R14 = 100Ω
R16 = 3k3
R18 = 120Ω
R19;R26 = 47Ω
R20;R21 = 1k2
R22;R24;R31 = 100k
R23;R33 = 4k7
R25 = 10Ω
R27;R28 = 22k
R29;R30 = 150k
R32 = 47k
R34;R35 = 1M0
R37 = 1k0
P1 = 10k linear potentiometer.
P2;P3 = 10k preset H
P4;P5 = 10k logarithmic potentiometer.

Capacitors:
C1 = 10n ceramic
C2 = 8p2
C3 = 100p
C4;C24;C25 = 1n0
C5;C34 = 10n
C6;C27 = 100n
C7 = 820n
C8 = 82n
C29 = 1µ0; MKT
C9;C19 = 220µ; 10 V
C10 = 220n
C11;C15 = 10µ; 10 V
C12;C17 = 1µ0; 10 V
C13 = 100µ; 6V3
C14 = 47µ; 10 V
C16 = 68µ; 10 V
C18 = 820p
C20;C26 = 22µ; 10 V
C21 = 47n
C22;C32 = 470µ; 10 V
C23 = 100µ; 16 V
C28 = 8n2
C30 = 10µ; 16 V; radial
C31 = 10µ; 10 V; radial
C33 = 27p

Semiconductors:
D1 – D5 = AAZ18
D6 – D11 = 1N4148
T1;T2;T4 = BC550C
T3 = BC560C
T5 = BF256A
IC1;IC2 = TLC271
IC3 = LM386
IC4 = 7808 or 7809

Miscellaneous:
S1 = PCB-mount dual-pole 6-way rotary switch.
S2 = miniature SPDT switch.
M1 = 50 µA moving-coil meter, e.g., Monacor Type PM-2, order code 29.0660.
LS1 = 8 Ω; 0.5 W loudspeaker.
K1;K2;K3;K4 = insulated BNC-sockets, e.g., Monacor order code 34.1880
Enclosure: e.g., Telet LC-850 (C-I Electronics).
PCB Type 890183 (see Readers Services page).
Front-panel foil Type 890183-F (see Readers Services page).

iar Type LM386 AF amplifier chip is used in a standard application circuit with a Boucherot network, C21-R25, at its output. The input signal for the amplifier is reduced by R24 to a level where full drive coincides with f.s.d. on the meter. This level results in an output voltage of about 6 V_{pp} (2.2 V_{rms}), or 0.56 W into a load resistance of 8 Ω. The output signal is made available on the front panel of the instrument to enable an external loudspeaker or a pair of headphones to be connected.

Sine-wave oscillator

A high-quality sine-wave oscillator is provided to locate faulty AF circuits by means of the audible distortion they introduce. The oscillator consists of a Type TLC271 opamp with a Wien-bridge feedback circuit, C24-R29 and C25-R30, to achieve amplitude stabilization. Feedback circuit R31-R32-T5 determines the closed-loop amplification of the oscillator. The drain-source junction of the FET forms a resistor whose value is a function of the output voltage rectified by D11 and fed back to the gate. Resistor R33 determines the minimum amplification when the FET is turned off completely, and at the same time linearizes the control characteristic.

The test oscillator has a distortion lower than 0.05% at a second harmonic level of –75 dB. The output frequency is about 1 kHz, and the output signal level is adjustable between 0 V and 1.5 V_{rms}.

Power supply

The on-board 8 V regulator allows an inexpensive mains adapter to be used with an output voltage of about 12 V. The 8 V regulator, IC4, may be replaced by a 9 V Type 7809. It is also possible to power the instrument from a single 9 V battery, or a battery pack consisting of six 1.5 V monocells. When a battery is used, IC4 is omitted, and a wire is fitted to connect the holes provided for its input and output terminals.

Current consumption of the signal tracer depends mainly on the drive applied to the monitor amplifier. At relatively low volumes, the instrument draws 15 mA to 18 mA from a 9 V battery.

Construction

The printed-circuit board (Fig. 2) and the front-panel foil (Fig. 3) are both available ready-made, and make the signal tracer a simple-to-build project by reducing the wiring to a minimum. All sockets and controls are mounted direct on to the printed-circuit board, which is fitted vertically behind the front panel. The distance between the front panel and the printed-circuit board is determined by the length of the spindle of the rotary switch.

The rear panel of the enclosure holds the supply socket, the loudspeaker and the battery holder, if used.

RESISTOR BY PRESET P3 SHOULD BE R13 NOT R36 FROM ELEKTOR FEBRUARY 1990 P 59



Fig. 3. Lay-out of the front-panel foil, which is available ready-made (shown at 60%).

THE DIGITAL MODEL TRAIN

PART 9: KEYBOARDS

by T. Wigmore

The keyboards used in the Elektor Electronics Digital Train System can each control eight turnouts (points) or signals or a mixture of these. They also enable other switching functions to be carried out (there are 16 impulse contacts or eight make/break contacts, depending on the decoder). In principle, any number of keyboards may be connected to the main board.

In essence, the system allows signals to be controlled in two different ways, in addition to the traditional one of using discrete switches. The most obvious one is with the aid of keyboards. Each of the turnouts (points) and signals then has its own switch that may be incorporated in a switchboard whose layout resembles that of the track.

Each keyboard (which can not be used with the Märklin system) contains 16 switches that enable eight turnouts or signals (each with two solenoids) or 16 sidings or loops (or seven turnouts and two sidings or loops, and so on) to be controlled. This is, of course , true only if the associated turnout and signal decoders or universal switching decoders are provided on the track. Any number of keyboards may simply be interconnected.

The RS232 interface (which will be the subject of next month's article) is the other way of controlling signals and turnouts, particularly when the track is an extensive one. It can, of course, only be used in conjunction with a computer.

The LEDs on the keyboards indicate the actual position of the signals and turnouts, irrespective of whether these are switched via the keyboard or via the RS232 interface. The keyboards may be deactuated by a suitable program via the interface to enable fully automatic operation.

Circuit description

It will be seen that the circuit diagram in Fig. 57 consists of two identical parts above and below connectors K_1 and K_2: in fact, it shows the circuit for two keyboards. This is also the case with the printed-circuit board: Fig. 59 thus holds two keyboard circuits. Operation will be described on the basis of the top half of Fig. 57.

Connectors K_1 and K_2 form the parallel keyboard bus; all their terminals bar one are interconnected. The exception is pin 10, which is the line that indicates whether a key is depressed.

Circuit IC_1 is a digital multiplexer. The eight switches on all connected keyboards are scanned simultaneously via lines A, B,C and E(nable) from the mother board (see Fig. 50 – Part 8). When a key is depressed, the associated input of IC_1 is logic high. When that input is selected, the Y output (pin 6) will go low, which is passed on to the mother board via gates N_2 and N_3. The yellow LED on that board then lights. All other keys are deactuated at that instant, because the associated switching instruction is be processed first.

When the Y output (pin 5) becomes active, the keyboard address buffer, IC_2, is enabled. The keyboard address (81 possible combinations, set with the aid of jumpers) is then placed on to the keyboard address bus. This address enables the system to deduce to which corresponding decoder the switching instruction must be sent.

The associated turnout sub-address that determines which of the eight decoder outputs has to become active is derived from the combined signals A, B and C with which the relevant depressed key was found. When a key is pressed, a switching instruction is placed on to the rails four times; when it is released, a reset instruction is sent four times to the same decoder address.

Circuits IC_3 (addressable bistables) and IC_4 (address comparator) provide a visual indication of the actual position of the signal or turnout.

When the system carries out a switching instruction (at most a few milliseconds after the key has been pressed), the switches are temporarily disabled and the microprocessor places the address just read on to the keyboard address bus. At the same time, an enable signal is given to the address comparator.

Only that keyboard of which a key was depressed will recognize its own address on the keyboard address bus via the Q-inputs of IC_4 . The address is present also at the P-inputs of IC_4. Output P = Q of IC_4 will go low and set or reset one of the four used bistables in IC_3, which causes the relevant LED connected at the output to just light or to just go out.

The address comparator, IC_4, is necessary to enable the LEDs to be driven when no key is pressed. This makes it possible for the new position of the turnout to be shown on the keyboard when the switching instruction for that turnout is given via the RS232 interface.

Each LED is associated with two switches and indicates the (normally bistable) position of the turnout.

The LEDs are energized via D_5 by the rectified but unregulated voltage to prevent an overload of the power rail for the logic circuits, which can occur when a large number of keyboards is used.

Gates N_1 and N_2 serve as priority selectors. Normally, both Do (data out – pin 10 of K_1) and Di (data in – pin 10 of K_2) are high. When a key is pressed, Do at the relevant keyboard will become low to prevent, via N_1, other keyboards from placing addresses on to the keyboard address bus (see Fig. 58).

The 'key active' signal is passed to all keyboards between the mother board and the keyboard at which the switching takes place via gates N_2 and N_3. If, however, a key with the same number is pressed on a preceding keyboard, this will deactuate the original keyboard, but that does not matter: the address has already been read. The original switching instruction is thus processed before the circuit reacts to the second key impression.

Construction

Since the double-sided PCB (see Fig. 59) is not through-plated, greater accuracy than usual is required in populating the board. A number of through-connexions are made by pins of the ICs. These circuits are therefore not fitted in sockets so that their pins can be soldered at both sides of the board.

Relevant holes may be through-plated conveniently by fitting M3 screws in the fixing holes and then to place the board on the screwheads on a flat surface. The board will then 'float' about 1.5–2 mm above the surface. Fit short lengths of bare wire through the appropriate holes, cut them at equal height above the board surface and solder them to the holes. Reverse the board



Fig. 57. The diagram shown here consists of two keyboard circuits: one above and one below connectors K_1 and K_2.

and solder the lengths of wire at the other side of the board. Make sure that the through-contacts under the switches are short, otherwise the switches will be seated askew.

Once this preliminary work has been done, the components may be mounted. All of them, except the switches, the LEDs and the jumpers, are soldered at both sides of the board. Note that since R_2–R_5, R_7–R_{10}, T_1–T_8 and the LEDs are to be fitted underneath the switch hoods, they must be mounted before the switches.

Fit the transistors close to the board so that there is no likelihood of their being touched when a switch is pressed.

Resistor arrays R_1 and R_6 may be replaced by vertically mounted discrete resistors (see Fig. 51 – Part 8). The common earth connexion of these resistors is at the underside of the board marked by a dot.

Reducing the cost

If you have no intention of ever controlling the keyboards from the mother board via an RS232 interface, the cost of the present circuit may be reduced by replacing IC_4 and IC_9 by wire links A and A' respectively. Through-contacts must then be made where otherwise the pins of these ICs would be.

Connectors K_1 and K_2 enable a number of keyboards to be connected in parallel: K_1 is then linked by a suitable cable to K_2 on the next keyboard. Connector K_1 on he last (extreme right) keyboard is connected to the mother board.

If the keyboards are intended to be located in a fixed position, for instance, on a control panel, the (fairly expensive) connectors may be replaced by wire links (standard half-inch staples are excellent for this purpose!).

Locating addresses

Since each keyboard can control two decoders, two addresses have to be located on it. These addresses may be placed with the aid of jumpers (wire links). Jumpers 1–8 pertain to the upper keyboard and links 1'–8' to the lower keyboard. Setting the addresses is greatly facilitated with the aid of Table 7.

It is, of course, essential that the addresses on the keyboard and the associated decoder are identical.

If Märklin decoders are used, the number of each jumper in the table is identical with that of the closed contact of the DIL address location switch.

The numbers of the points (turnouts) in the table are important if turnout switching instructions are given via an RS232 interface. Since only 256 turnouts (numbers 0–255) can be controlled via this interface, a number of decoders (shaded in the table) can be controlled only via the keyboards.

Testing

Connect the keyboard to the mother board after making sure that the power supply is not switched on. Verify that jumper A on the mother board is fitted to ensure that the LEDs on the keyboard will be powered.

Switch on the power supply with S_1 on the mother board permanently depressed (this will initiate the service routine as described in Part 8). If IC_4 and IC_9 are used, D_1–D_4 and D_6–D_9 respectively should light alternately in the same rhythm as the yellow LED on the mother board.

Verify that at pin 11 of IC_1 and IC_5 a 1 Hz signal exists; at pin 10 a 0.5 Hz signal and at pin 9 a 0.25 Hz signal.

When the service routine is disabled, all LEDs on the keyboards must go out.

In the stop condition (green LED on the mother board does not light), the keyboard is deactuated. Only when the GO instruction is given via S_1 on the mother board or the RS232 interface will the keyboard be actuated. As long as one of the keys is then depressed, the yellow LED on the mother board should light to indicate that the rele-



Fig. 58. Timing diagram when a key (here S_5) is pressed. Control takes place from the mother board.

vant decoder output is active. The remainder of the keys can not be operated. When the key is released, the relevant decoder output becomes inactive.

Special cases

In standard form, the keyboard is intended for the control of eight bistable devices containing two solenoids, such as normal turnouts (points) and signals, and also the universal signals and switching decoder described in Part 4 (May 1989), which has four bistable outputs.

Each standard turnout or signal is controlled by two switches and monitored by one (red) LED to indicate its position.

In model railways there are also devices that have an odd number of solenoids, such as sidings or passing loops with only one solenoid, or signals with three positions: stop–go–slow.

The number of switches required on the keyboard is the same as the number of solenoids to be controlled. Therefore, a three-position signal is controlled by S_1, S_2 and S_4; S_3 is then not used and, for safety's sake, better not fitted. If two sidings or passing loops are controlled by, say, S_5 and S_6, the associated LED (D_3) is better not fitted (to obviate the thought that there is a connection between the two).

Parallel control

If the same address is located on two different keyboards, the boards are electrically coupled. If on one of them a switch is operated, the LEDs on the other will react (provided that IC_4 and IC_9 are used).

If the track has a small marshalling yard far away from the main control centre, it may be useful to give that yard a local control unit in parallel with the central control panel. For this, a keyboard with the same address as set at the central control may be used. It should be placed close to the yard and be connected to K_2 of the extreme left-hand keyboard via an 18-way (preferably flat) cable (18-way is sufficient since only single earth and ++ supply lines are needed).

Track layout on control panel

Even in model railway systems, ergonomics take on a more and more prominent role. For instance, if the track is extensive, the operating switches are nowadays often located on the central control panel in positions that correspond with the actual

Parts list

Resistors:
R1;R6 = SIL array 8×47k
R2–R5;R7–R10 = 470Ω
R11 = 47k

Capacitors:
C1–C4 = 100n

Semiconductors:
D1–D4;D6–D9 = LED (in keyboard switch)
D5;D10 = 1N4148
T1–T8 = BC547
IC1;IC6 = 74HC151
IC2;IC7 = 74HC244
IC3;IC8 = 4099
IC4;IC9 = 74HC688
IC5;IC10 = 74HC00

Miscellaneous:
K1 = 20-way SIL PCB header, angled.
K2 = 20-way SIL PCB socket, angled.
S1;S3;S5;S7;S9;S11;S13;S15 = ITW data-switch (series 61) with wide keycap, Type 61-10204000 *.
S2;S4;S6;S8;S10;S12;S14;S16 = ITW data-switch with wide keycap and integral LED, Type 61-10404010 *.
Qty. 8: 3-way pin headers (0.1-inch raster) and max. 8 jumpers for keyboard programming.
PCB Type 87291-7 (see Readers Services page).

* ITW Switches • Division of ITW Limited • Norway Road • Hilsea • PORTSMOUTH PO3 5HT. Telephone: (0705) 694971.



Fig. 59. The printed-circuit board has provision for building two keyboards.



Fig. 60. Artist's impression of the control unit with a track layout provided on its front panel.

track layout. This may also be done in the present system. The PCBs for the keyboards are then housed somewhere under the control panel. If many keyboards are used, it is advisable to fit them as sandwiches as shown in Fig. 60. In that case, use straight instead of angled connectors and fit these alternately on the component and track sides of the boards. Threaded rods and appropriate spacers give the whole sufficient mechanical rigidity.

Switches and LEDs are connected to the PCBs with discrete wires. If switches with spring-loaded make contacts are used (as opposed to the change-over contacts on the original switches), pull-down resistors as shown in Fig. 60 are needed. Better are spring-loaded 3-position miniature toggle switches. These have two make contacts and can assume the function of two data switches for the control of one turnout or one signal.



Fig. 61. The jumper patterns on the keyboard and decoder board must be identical.

keyboard decoder	no. of points	jumpers required
0	0...3	- - - - - - - -
1	4...7	- 2 3 - 5 - 7 -
2	8...11	- - 3 - 5 - 7 -
3	12...15	1 - - 4 5 - 7 -
4	16...19	- 2 - 4 5 - 7 -
5	20...23	- - - 4 5 - 7 -
6	24...27	1 - - - 5 - 7 -
7	28...31	- 2 - - 5 - 7 -
8	32...35	- - - - 5 - 7 -
9	36...39	1 - 3 - - 6 7 -
10	40...43	- 2 3 - - 6 7 -
11	44...47	- - 3 - - 6 7 -
12	48...51	1 - - 4 - 6 7 -
13	52...55	- 2 - 4 - 6 7 -
14	56...59	- - - 4 - 6 7 -
15	60...63	1 - - - - 6 7 -
16	64...67	- 2 - - - 6 7 -
17	68...71	- - - - - 6 7 -
18	72...75	1 - 3 - - - 7 -
19	76...79	- 2 3 - - - 7 -
20	80...83	- - 3 - - - 7 -
21	84...87	1 - - 4 - - 7 -
22	88...91	- 2 - 4 - - 7 -
23	92...95	- - - 4 - - 7 -
24	96...99	1 - - - - - 7 -
25	100...103	- 2 - - - - 7 -
26	104...107	- - - - - - 7 -
27	108...111	1 - 3 - 5 - - 8
28	112...115	- 2 3 - 5 - - 8
29	116...119	- - 3 - 5 - - 8
30	120...123	1 - - 4 5 - - 8
31	124...127	- 2 - 4 5 - - 8
32	128...131	- - - 4 5 - - 8
33	132...135	1 - - - 5 - - 8
34	136...139	- 2 - - 5 - - 8
35	140...143	- - - - 5 - - 8
36	144...147	1 - 3 - - 6 - 8
37	148...151	- 2 3 - - 6 - 8
38	152...155	- - 3 - - 6 - 8
39	156...159	1 - - 4 - 6 - 8
40	160...163	- 2 - 4 - 6 - 8
41	164...167	- - - 4 - 6 - 8
42	168...171	1 - - - - 6 - 8
43	172...175	- 2 - - - 6 - 8
44	176...181	- - - - - 6 - 8
45	180...183	1 - 3 - - - - 8
46	184...187	- 2 3 - - - - 8
47	188...191	- - 3 - - - - 8
48	192...195	1 - - 4 - - - 8
49	196...199	- 2 - 4 - - - 8
50	200...203	- - - 4 - - - 8
51	204...207	1 - - - - - - 8
52	208...211	- 2 - - - - - 8
53	212...215	- - - - - - - 8
54	216...219	1 - 3 - 5 - - -
55	220...223	- 2 3 - 5 - - -
56	224...227	- - 3 - 5 - - -
57	228...231	1 - - 4 5 - - -
58	232...235	- 2 - 4 5 - - -
59	236...239	- - - 4 5 - - -
60	240...243	1 - - - 5 - - -
61	244...247	- 2 - - 5 - - -
62	248...251	- - - - 5 - - -
63	252...255	1 - 3 - - 6 - -
64	256...259	- 2 3 - - 6 - -
65	260...263	- - 3 - - 6 - -
66	264...267	1 - - 4 - 6 - -
67	268...271	- 2 - 4 - 6 - -
68	272...275	- - - 4 - 6 - -
69	276...279	1 - - - - 6 - -
70	280...283	- 2 - - - 6 - -
71	284...287	- - - - - 6 - -
72	288...291	1 - 3 - - - - -
73	292...295	- 2 3 - - - - -
74	296...299	- - 3 - - - - -
75	300...303	1 - - 4 - - - -
76	304...307	- 2 - 4 - - - -
77	308...311	- - - 4 - - - -
78	312...315	1 - - - - - - -
79	316...319	- 2 - - - - - -
80	320...323	1 - 3 - 5 - 7 -

Table 7. Up to 256 turnouts or signals (numbers 0–255) may be controlled via an RS232 interface; the remainder (shaded portion) can be controlled only via the keyboards.

INTEGRATED-CIRCUIT TESTER





This IC tester, designed by ELV GmbH, comes as an insertion card for IBM PC-XT/AT and compatibles. The card and the associated ZIF socket allow logic function tests to be carried out on a wide range of CMOS and TTL integrated circuits housed in DIL packages with up to 20 pins. The article also describes the menu-driven control program for the IC tester, which makes use of a user-definable library to test over 500 standard components.

It is often necessary to check the operation of standard ICs, whether these are new or used. Testing small-scale integration (SSI) circuits with relatively few gates can be done without too much trouble. However, as the ICs become more complex, checking them with the aid of simple tools such as switches and LEDs becomes much more difficult. In such cases, the IC in question must be removed from the circuit for a separate test, which can be very time-consuming as its pinning and operation have to be studied in detail to arrive at a suitabe test procedure.

This IC tester has been developed to enable rapid and simple functional tests to be carried out on these standard components.

Nearly all components in the standard TTL and CMOS range, up to 20-pin DIL package size, can be tested. Integrated circuits to be tested are simply inserted into the 20-pin ZIF (zero-insertion force) test socket. The notchless short side of the IC is always aligned with pins 10 and 11 of the test socket. Any remaining pins of the socket are not used.

The test system is also suitable for the related LS, HC and HCT families. Only voltage-controlled oscillators (VCOs) and PLL devices such as the CD4046, the 74624, and others can not be tested.

These parts would have increased the complexity of the tester considerably as they require several supply voltages and analogue input signals.

A special multiplexer circuit is used in the tester to check monostable multivibrators. This connects the required resistors and capacitors for the time constants to the appropriate pins.

The IC tester thoroughly checks the logic behaviour of the components under test, and provides an almost instant good/faulty indication on the computer screen. The signal or voltage on any ZIF socket pin depends on the IC to be tested. The possibilities are

- supply voltage +5 V
- supply voltage ground
- logic output 'H' or 'L'
- open collector output



Fig. 1. Block diagram of the integrated-circuit tester.



Fig. 2. Circuit diagram of the PC address decoder section.

Signal name	Pin designation track side	Pin designation component side	Signal name
GND	B01	A01	$\overline{\text{I/O CHCK}}$
RESET	B02	A02	D7
+5V	B03	A03	D6
IRQ2	B04	A04	D5
−5V	B05	A05	D4
DREQ2	B06	A06	D3
+12V	B07	A07	D2
reserved	B08	A08	D1
+12V	B09	A09	D0
GND	B10	A10	I/O CHRDY
$\overline{\text{MEMW}}$	B11	A11	AEN
$\overline{\text{MEMR}}$	B12	A12	A19
$\overline{\text{IOWC}}$	B13	A13	A18
$\overline{\text{IORC}}$	B14	A14	A17
$\overline{\text{DACK3}}$	B15	A15	A16
DREQ3	B16	A16	A15
$\overline{\text{DACK1}}$	B17	A17	A14
DREQ1	B18	A18	A13
$\overline{\text{DACK0}}$	B19	A19	A12
CLK	B20	A20	A11
IRQ7	B21	A21	A10
IRQ6	B22	A22	A9
IRQ5	B23	A23	A8
IRQ4	B24	A24	A7
IRQ3	B25	A25	A6
$\overline{\text{DACK2}}$	B26	A26	A5
TC	B27	A27	A6
ALE	B28	A28	A3
+5V	B29	A29	A2
OSC	B30	A30	A1
GND	B31	A31	A0

Table 1. PC expansion slot pinning.

- three-state output
- data or control input

On selection of a particular IC from the data library, the necesary pin configuration conditions are set up automatically by the IC tester. Since the software can not search for a particular IC if the user does not know its name, it is possible for the supply voltage to be applied to different pins in identical packages. This could result in an intact IC being destroyed during the search process if the supply voltage is correct but applied to the wrong pins.

The circuit

The circuit consists of two parts. Figure 2 shows the complete address decoder and Fig. 3 the actual driver circuit for the ICs to be tested.

The address decoder has two basic functions: buffering the eight data lines, and selecting the storage device and buffer, which is described below.

Bidirectional bus driver IC11, a Type 74LS245, takes care of the data buffering, while I/O read line $\overline{\text{IOR}}$ determines the direction of data flow. The driver is enabled by address decoder IC15, a Type 74LS688.

The IC tester requires a continuous I/O address range of 16 bytes. The individual addresses are selected via A0 to A3, and the main address by A4 to A9, which are fed to the comparator IC15. The address range can be preset by wire links Br1 to Br6.

When the main address is sent by the CPU in the PC, a low level appears at output pin 19 of 8-bit comparator IC15. Depending on the state of address lines A2 and A3 of the PC bus, one of the four outputs of IC14B, $\overline{Q0}$ to $\overline{Q3}$, goes low. Outputs $\overline{Q0}$ and $\overline{Q1}$ then select either one of two PIOs (parallel input/output) devices IC1 or IC2. Output $\overline{Q2}$ of IC14B, together with I/O write line $\overline{\text{IOW}}$, enables IC14A, a 74LS139, via OR gate IC13C. Outputs $\overline{Q0}$, $\overline{Q1}$ and $\overline{Q2}$ then clock data into the appropriate latch, IC8, IC9 or IC10.

Address lines A0 and A1 are buffered by OR gates IC13A and IC13B. The reset signal, DRV, is inverted by IC12A before it is fed to the $\overline{M1}$ inputs of PIOs IC1 and IC2. NAND gates IC12B and IC12C combine I/O write and read lines $\overline{\text{IOR}}$ and $\overline{\text{IOW}}$ to pro-



Fig. 3. This section of the circuit performs the actual testing of logic integrated circuits.

vide I/O access signal $\overline{IORQ}$.

The IC tester consists of several, separate, logic units. These are:

- voltage supply for the IC under test
- logic condition simulator
- *R-C* combination for monostable multivibrators
- load circuit for the drivers

The positive supply voltage for the ICs is selected with the aid of decoder IC_4, and applied the appropriate pins on the ZIF test socket via R_{29} to R_{40}, and T_5 to T_{10}. If one of the six supply voltage lines for the IC is switched on, one of the diodes D_1 to D_6 causes the red LED adjacent to the test socket to light via buffer T_{11}. While this LED lights, the IC to be tested must not be removed or inserted to avoid it being damaged by voltage transients. The positive supply voltage (+5.1 V) is supplied by voltage regulator IC_3, an 78L05. The regulator is a safety measure against short circuits in the IC under test causing the internal 5 V supply voltage of the computer to break down with all the costly consequences for the PC. Voltage regulator IC_3 limits the maximum short-circuit current to a safe value of about 100 mA. The negative supply voltage, i.e., the ground potential for the IC under test, is connected to the appropriate pin of the test socket via one of four transistors T_1 to T_4.

The two Z80-PIOs, IC_1 and IC_2, form the heart of the circuit. These ICs from the well-known Z80 family have the great advantage that their I/O lines are bit-programmable to function as inputs or outputs. In this way it is possible to have, for example, pin 1 on the test function as an input, pin 2 as an output. etc. Obviously, this is an indispensable requirement for an IC tester. Current limiting resistors R_1 to R_{20} protect the PIOs in case of a short-circuit when testing ICs.

To test monostables, the required *R-C* combinations can be connected to the appropriate pins of the device under test.



This is achieved with the aid of analogue multiplexers Type CD4051 in positions IC_5, IC_6 and IC_7. The values of C_3 and R_{47} define the time constants, and have been chosen to enable a great many monostables to be checked. The *R-C* combination can be switched on with control line $\overline{INH}$, which is connected to pin 6 of all three multiplexers. The binary code on the three channel selection inputs, pins 9, 10 and 11, allows one of seven connection modes for the *R-C* combination to be used.

When testing open-collector (OC) and three-state outputs, it is necessary to load these with a high-value resistor. The outputs of latches IC_8, IC_9 and IC_{10} are controlled by the logic level at pin 1 ($\overline{OE}$; output enable). If $\overline{OE}$ is low, the 20 outputs of IC_8, IC_9 and IC_{10} supply the previously latched data word. The logic levels that form the dataword are fed to the corresponding pins of the test socket via load resistors R_{49} to R_{68}. The 'response' of the IC under test to the applied test levels is then transferred to the control software via R_1 to R_{20} and the inputs of the two PIO circuits.

Control software

The extensive control program supplied with the kit is menu-driven and has a number of data libraries. The program is supplied on a 5¼-inch 360 Kbyte floppy disk. The README.IC file, found on it gives a complete description of the program and explains how to install it into a hard disk. Hard copy of this file is conveniently obtained by entering

COPY README.IC LPT 1:<CR>

The complete test software is menu-guided and therefore easy to operate. To start the program, enter

ICTEST <CR>

The instructions on the screen are self-explanatory. A help function is available at any time by pressing function key F1. The software is compatible with Monochrome (MDA), Hercules and EGA video cards, which are automatically recognized during initialization.

The I/O base address for the IC tester is normally at 300_{H}. If the card is to occupy another range, the program must be started with

ICTEST <address> <CR>



Fig. 4. Flat-ribbon cable construction.



Fig. 5. Cutting and drilling details of the support bracket at the rear side of the PC card.

where <address> is entered in hexadecimal.

The software package is capable of selecting and testing over 500 IC types. In addition, ICs which are not included in

I/O Address	Function
000H–00FH	DMA-Controller (8237A-5)
020H–021H	Interrupt-Controller (8259-5)
040H–043H	Timer/Counter (8253-5)
060H–063H	System Register (8255A-5)
080H–083H	DMA-Side Register (74LS670)
0A0H–0BFH	NMI-Interrupt Register
0C0H–0FFH	Reserved
100H–1FFH	Front Panel Controller
200H–20FH	For Computer Games (Game Port)
210H–217H	Additional Unit
220H–24FH	Reserved
278H–27FH	Second Printer
2F8H–2FFH	Second Serial Interface
300H–31FH	Prototype Card
320H–32FH	Hard Disk-Controller
378H–37FH	Printer Interface (parallel)
380H–38FH	SDLC-Interface
3A0H–3AFH	Reserved
3B0H–3BFH	Monochrome Adaptor and printer
3C0H–3CFH	Reserved
3D0H–3DFH	Colour Graphics Card
3E0H–3E7H	Reserved
3F0H–3F7H	Floppy Controller
3F8H–3FFH	Serial Interface

Table 2. PC I/O address assignment.

Base address	I/O Component
+ 0	PIO 1 Port A Data
+ 1	PIO 1 Port B Data
+ 2	PIO 1 Port A Control
+ 3	PIO 1 Port B Control
+ 4	PIO 2 Port A Data
+ 5	PIO 2 Port B Data
+ 6	PIO 2 Port A Control
+ 7	PIO 2 Port B Control
+ 8	Latch 0 Load Pin 1 – 8
+ 9	Latch 1 Load Pin 9 – 12
+ A	Latch 2 Load Pin 13 – 20
+ B	
+ C	
+ D	
+ E	
+ F	

Table 3. Address map of the IC tester.



Fig. 6. Component mounting plans of the main board and the test socket board.

Parts list

Resistors:
R1 – R20;R43 =220Ω
R21 – R42 = 4k7
R44;R45;R46;R48;R69 – R75 = 10k
R49 – R68 = 22k
R47 = 47k

Capacitors:
C4 – C14 = 100n
C3 = 680n
C1;C2 = 10µ; 16V

Semiconductors:
IC1;IC2 = Z80PIO
IC5 – IC7 = CD4051
IC12 = 74LS00
IC13 = 74LS32
IC4 = 74LS138
IC14 = 74LS139
IC11 = 74LS245
IC8 – IC10 = 74LS374
IC15 = 74LS688
IC3 = 78L05
T1 – T4 = BC548
T5 – T11 = BC558
D1 – D6 = 1N4148
D7 = LED (5 mm, red)

Miscellaneous:
20-way ZIF test socket.
26-way straight PCB header (double-row).
26-way IDC socket.
25-way sub-D plug for cable mounting.
25-way sub-D socket for PCB edge mounting.
25-way flat-ribbon cable, length approx. 50 cm.
PCB mounting panel for PC.

the standard library may be added at a later stage. How the user can accomplish this is explained at length in the file README.IC.

The software will also function without the associated IC test card being inserted. This means that the program may serve as a reference to look up IC pin-outs, because a connection picture appears on the screen for every IC that can be tested.

Construction

The IC tester consists of two printed circuit boards, which are connected via a 25-way flat ribbon cable. The main control circuit is accommodated on a double-sided, through-plated PCB (size: 235×110 mm). A 25-way sub-D socket on the back panel bracket provides the connection to the auxiliary PCB (size: 46×24 mm), which accommodates the 20-way ZIF socket.

Both PCBs are populated in the normal way. Refer to the parts list and the board layout when fitting the passive and then the active components on to the PCB. As all components are accommodated on the two PCBs, assembly is relatively simple. Care should be taken to mount the components at the lowest possible height to avoid contact with the PCB in the adjacent PC slot. Sockets are, therefore, not used for the ICs.

There are only three components on the smaller board: pin header St1, 20-way Textool socket Sk1 and LED D7. The board is so small as to obviate an enclosure.

Clamp the 25-pin sub-D plug and the 26-pin IDC socket on to the ends of the flat-ribbon cable (Fig. 4). The coloured wire at one side of the flat-ribbon cable is at the side of pin 1, both of the sub-D connector and the IDC connector. The latter has one non-used pin, and is plugged on to the header with the coloured wire at the side of the socket lever.

One of the empty PCB support brackets on the rear panel of the computer is removed and cut as shown in Fig. 5 to enable the 25-way socket on the PCB to be fitted.

Address selection

Solder the I/O address wires in place before taking the board into operation. Table 2 gives a detailed description of the available I/O address range.

In order to explain the setting of the I/O address decoder, which consists of Br1 to Br6, address 300H is considered the base address for the IC tester. As the system requires a continuous I/O address range of 16 bytes, the I/O base address need be decoded only once. Since the base address is a multiple of 16, its last address digit is always 0. The first digit of the I/O address can not be higher than 3, as the 16 bit I/O address range of the IBM-PC is decoded with 10 bits only, corresponding to a maximum of 400H. This 3 is set in binary form by means of wire links Br5 and Br6. The second digit can take a value between O and F, and is set as a binary code using Br1 to Br4.

For I/O base address 300H, wire links Br1 to Br4 must be installed (3), while Br5 and Br6 remain open (00). Table 3 shows the distribution of the 16 I/O addresses over the components on the IC tester card.

After carefully checking the construction a second time, the IC tester is ready to be taken into operation.

A complete kit of parts for the IC tester and the associated software package (3 disks) is available from the designers' exclusive worldwide distributors (regrettably not in the USA and Canada):

ELV France
B.P. 40
F-57480 Sierck-les-Bains
FRANCE
Telephone: +33 82827213
Fax: +33 82838180

Also see ELV France's advertisement elsewhere in this issue.

Practical use

After inserting the card into the appropriate slot in the PC, connect the small PCB with the flat-ribbon cable, and close the case of the PC. Switch on the computer and wait for its normal initialization to complete. Load and start the control program for the IC tester by selecting the appropriate floppy disk drive and typing

ICTEST <CR>

Every IC to be tested must be inserted such that its notch is to the side of the lever on the test socket. If the IC has less than 20 pins, it is inserted as shown in Fig. 7.

The software consists of various modules. The actual program is an interpreter, which reads the pin configurations and test conditions of individual ICs from a number of data files. The user is, therefore, in a position to add new ICs as they become available. The library editing functions can be accomplished with almost any word processor as explained in the README.IC file. To shorten the loading time of the disk, the complete program should be transferred to and started from the hard disk. The program, menus and documentation files are in English.



Fig. 7. ICs to be tested must always be plugged into the ZIF socket as shown here.

TRANSPUTER TRAINING

Flight Electronics Ltd. have taken a welcome initiative to familiarize programmers and electronics engineers with the concept of parallel processing, the operating principle behind the transputer.



A lot has been said and written about concurrent programming and the transputer, but few engineers appear to have moved on as yet to this exciting new concept. Flight Electronics of Southampton have noticed the shortage of transputer programmers, and have taken the initiative to supply a transputer training kit containing

- a processor board with Inmos transputer Type T414, 256 Kbyte external memory, and a large prototyping area
- an interface card for IBM PCs and compatibles
- a 15-way flatcable to connect processor board to PC interface board
- a 9-V mains adapter
- three floppy disks containing system software, and one containing an automatic start-up procedure
  - manuals:
  - installation and hardware description
  - user guide
  - user manual
  - introduction to Occam
  - Inmos Occam programming manual

A sample of the training kit was kindly furnished to us by Flight Electronics. The combination of software, hardware and instructions was found to form an excellent entrance level to practical transputer programming. The use of the PC as the host system has the advantage of offering a familiar hardware environment (keyboard, disk drives, monitor) for getting acquainted with a totally new type of processor: the transputer. The manuals are concise, yet comprehensive and give all the information required for a time-efficient introduction to practical transputer programming.

Initially, the main processor board supplied with the kit gave some difficulties with the jumper setting and the power supply, but these could be resolved fairly quickly. Once the system was operational, the control software could be tackled. The main task for the programmer is to get acquainted with Occam, the transputer's programming language.

Editor

An editor is supplied that enables Occam programs to be written in a so-called folding structure: certain routines may be 'folded' into a larger program structure. Folding leaves subroutines active, but causes them to disappear from the listing. An identification header is, however, retained and listed for easy reference and debugging. The editor allows 'folded' routines to be opened and listed to their full extent. Obviously, this is a must for time-efficient debugging of the programs.

TDS

The TDS (Transputer Development System) program is started with a file called OPSTUTOR.DOC to run an interactive introduction, which is organized as a lesson with a folding structure. This first programming session is a dialogue between the computer and the user. The approach obviates a handbook, and gives a quick insight into the operation of the program editor.

Another TDS file provided to familiarize the user with the programming environment is UTILTUTE.DOC, a lesson in writing, compiling, downloading and running a sample program for the transputer. The lesson is well-structured, and makes use of I/O routines (keyboard/display) provided on the host PC, so that input data and results are handled without distracting the trainee's attention from the actual processing tasks of the transputer. The system floppy disks supplied with the kit also contain a number of sample programs which may be analysed and, of course, executed.

Utilities

The transputer training system makes use of a number of utilities:

- an Occam syntax checker
- a compiler capable of handling program modules and generating code for multi-transputer systems in which information is directed via links, one of which is used for communication with the PC
- a load utility to supply one transputer or a transputer network with executable code
- a comment editor which is useful for recording the structure of the program under development

The transputer training kit and information on the associated course may be obtained from

Flight Electronics • Flight House, Ascupart Street • SOUTHAMPTON SO1 1LU. Telephone: (0703) 227721. Telex: 477389 FLIGHT G. Fax: (0703) 330039.

CORRECTIONS

16-channel running lights

October 1989, p. 53 – 55

The PCB layout in Fig. 3 on page 55 contains an error. Pin 3 of IC_1 should be connected to pin 15 of IC_2. Since the track to pin 15 of IC_2 runs quite close to pin 3 of IC_1, the connection is readily made with solder tin only.

Dual-tone multi-frequency (DTMF) decoder

May 1989, p. 45 – 49

Input XIN of the M-957 (IC_4) is connected to pin 16, not pin 15 as shown in the circuit diagram of Fig. 5. The relevant printed-circuit board is all right.

Since R_6 has the maximum permissible value for the Type 4047 PLL (IC_2), it may be necessary in some cases to reduce its value and increase C_4 accordingly to maintain the time constant.

The Type M957 and M957-01 have a supply voltage range from 5 V to 12 V, while the M957-02 is a single-5 V version, which should not be used in this application.

The Type CNY21 optocoupler may be replaced by the Type IL10.

Centronics-compatible printer buffer

March 1989, p. 21 – 29

The circuit diagram of Fig. 2a contains a number of mistakes. Pin 13 of N_6 must be connected to test point E (between pins 12 and 13), not test point H. The output of N_{16} is pin 11, not 1. The resistor at the extreme right in network R_{21} is connected to pin 8 of IC_{12} via terminal 5, not 9.

These corrections do not apply to the printed-circuit board, which is all right.

RAM extension for BBC-B computers

July/August 1989, p. 63 – 65

Owing to an inaccuracy in the author's printer character set, signs ÷ and ° were printed at lines 120–160 and 3480 and 3510 in the listing supplied through the Readers Services. The ÷ must be replaced by the tilde (~ or CHR$126), and the ° by the circumflex (^ or CHR$94).

A copy of the corrected listing may be ordered through the Readers Services as detailed at the end of the article. The program is also available on a 40-track BBC-B formatted 5¼-inch floppy disk under order number ESS 123.

3½-digit SMD voltmeter

November 1989, p. 37 – 40

Siemens have stopped the production of the Type HD1108 half-digit LED display, and are unable to supply an alternative. The printed-circuit board for the project (890117) must be modified to accommodate a HD1105 in position LD_4. The connection and circuit board modifications are shown in the above figures. The g-segment of the fourth digit is partly covered to provide a minus sign at some distance from the '1'.

The modification allows the decimal point between LD_3 and LD_4 to be used. This is a achieved by connecting pin 5 of LD_4 instead of JP_2 or JP_3.



CUMULATIVE INDEX 1989

Application Notes

Audio & Hi-Fi

Automotive electronics

Components

Computers & Microprocessors

Design Ideas

Electrophonics

General Interest

S = *in supplement of construction projects*

Intermediate Projects

Power supplies

Radio & Television

Science & Technology

Telecommunications

Test & Measurement

Corrections

S = *in supplement of construction projects*

ALL-SOLID-STATE PREAMPLIFIER

PART 1 – INPUT AND CONTROL STAGES

by T. Giffard

The average preamplifier has too few inputs to be able to cater for all the sound reproducing equipment found in a modern household. The one described in this article has eight, sufficient to cope not only with the usual audio and hi-fi apparatus, but also with the television receiver and video recorder. All inputs are controlled by electronic switches, while the volume and balance controls are formed by digitally controlled attenuators. Apart from those refinements, the sound reproduction will stand comparison with that of any high-quality proprietary preamplifier.

With the onset of stereo television broadcasting, it is becoming desirable to couple the TV set and the video recorder to high-quality audio equipment. Also, many households now boast two or more tape/cassette recorders and these often can not be connected simultaneously to the average preamplifier.

The present preamplifier has been designed to cope with these conditions: it provides eight stereo inputs (this number may be increased); two tape outputs and two line outputs. The choice of input for the line outputs is completely independent of that for the tape outputs so that virtually any input-output combination is catered for.

All switching is carried out by electronic switches (FETs – field-effect transistors). The contribution of these devices to the overall distortion could not be measured on the prototype.

Controls have been kept to a minimum: volume, balance and mains on/off. They are not rotary but press-key types that operate digitally controlled attenuators to obviate any likelihood of crackling or other unwanted noises normally associated with rotary controls.

The only electro-mechanical elements used are two relays that protect the two line outputs from pulses caused by the on/off switching of the preamplifier. Since the contacts of these relays connect the signal to earth, there is not much likelihood of any problems with them during the life of the preamplifier.

The preamplifier has been designed with future extensions in mind. It is, for instance, possible to add a magneto-dynamic or moving-coil microphone amplifier to the first input stage. Also, a small PCB with digital-to-analogue (D–A) converters for CD players may be added to the eighth input stage.

The amplification of the preamplifier is unity. In the design it was assumed that most line levels nowadays are high enough to drive output stages without too much trouble. If a problem arises, the amplification of each individual input stage may be reduced or increased by changing the value of one resistor. For instance, the gain of the input stage for CD players may be attenuated by up to 6 dB, while that of the tuner input stage may be raised by up to 6 dB. It is thus possible to arrange for all inputs to give the same loudness level at a certain volume setting.

Technical characteristics

Frequency range	0 Hz – 100 kHz (–3 dB)
Input impedance	23.5 kΩ (may be varied)
Output impedance	<50 Ω
Nominal gain	0 dB (may be varied)
Max. output voltage	3.5 V r.m.s.
Signal-to-noise ratio	>110 dB*
Channel separation	>110 dB*
Crosstalk between inputs	>–90 dB*
Harmonic distortion	<0.005% (at 1 V rms out)
	<0.01% (for 3 V rms out)

*At 1V rms out and 20 kHz bandwidth.

Some principles

Any transistor, and field-effect transistors are, of course, no exception, is an on/off switch. In the preamplifier, the drain-source resistance in the on or off state of a FET is used to determine whether a signal is passed or not.



Fig. 1. Basic electronic switch.

Unfortunately, the ON-resistance curve of a FET is not straight, which means that the value of the resistance varies slightly with the potential across the drain-source junction. This difficulty may be alleviated by ensuring that the voltage across the junction is as small as feasible. How this is done is shown in Fig. 1.

The basic circuit of the electronic switch uses an inverting (operational) amplifier with the FET (switch) connected between the input resistance and the inverting input. In that position there is a virtual earth, which means that the potential across the FET is virtually nil, irrespective of the level of the input signal. To ensure minimum crosstalk between the various inputs, a second FET has been added that connects the input signal to earth when the other (FET) switch is open. The two transistors thus form an electronic change-over switch.

Measurements in such an arrangement give excellent results. Distortion could not be measured (the instrument used could not go below 0.003%). Also, the crosstalk attenuation between the inputs was not less than 90 dB – a considerable improvement over that of the "Top-of-the-Range Preamplifier" we published a few years ago (which used relays at the inputs). As an added bonus, FETs are much cheaper than good-quality relays: with eight inputs that can add up to £50 to £70.

How it works

Figure 2 gives the block schematic of the complete preamplifier. Not much can be added to what has already been said, except perhaps that each of the blocks

more or less represents a PCB.

Since the input stages consist of rather more than is evident from Fig. 2, a separate block diagram of them is shown in Fig. 3.

There are eight input buffers, designed as in Fig. 1, whose output is applied to an 8-to-1 multiplexer that is followed by an inverting opamp. It is these last two stages that provide the real input selection. This arrangement ensures excellent crosstalk figures as already explained; moreover, it made the design of the PCB a great deal easier.

Note that each of the stages shown in Fig. 3 is duplicated: one for SOURCE selection and one for TAPE (record) selection.

After this, the circuit diagram in Fig. 5 will be fairly easy to follow. Each of he eight identical input stages is based on a Type 4053 CMOS chip that contains three electronic change-over switches. Each of these switches consists of two FETs and an inverter.

With reference to the first stage, the input signal is applied to the junction of R_1 and R_2 and via these resistors to the two switches in IC_1. One output of each of these change-over switches is connected to earth and the other to the inverting input of an opamp, A_1 or A_2 respectively.

Opamp A_1 is the buffer for the line-out multiplexer, and A_2 is the buffer for the tape-out multiplexer. The amplification of the buffers is determined by the ratio of the resistor across the opamp (for instance, R_3) and the input resistor (for instance, R_1). Thus, the amplification, $A = R_3 : R_1$.

It is advisable to give all input resistors the same value, because they determine the input impedance. For example, because of the virtual earths in IC_1, R_1 is in parallel with R_2 . Thus, since both resistors have a value of 47 kΩ, the input impedance is 23.5 kΩ, which is a suitable value in most cases. The input impedance may be increased by raising the value of the input resistors to, say, 100 kΩ, but there is then a danger of the thermal noise of the resistors degrading the performance of the amplifier.

It is also advisable to give like resistors (such as R_1 and $R2$ or R_3 and R_4) in the circuits of two associated opamps (like A_1 and A_2) the same value to prevent differences in level between the line-out and tape-out outputs. Different values of resistors may, however, be necessary if the power amplifier needs a much higher input voltage than the tape recorder.



Fig. 2. Block schematic of the preamplifier.



Fig. 3. Block schematic of the input stages.



Fig. 4. General view of the all-solid-state preamplifier.

If you wish to connect a tuner to the second input whose signal needs to be amplified ×2, resistors R_7 and R_8 must be given a value of 100 kΩ.

To obviate any tendency of the opamps to oscillate, small capacitors (for instance, C_3 and C_4) have been connected in parallel with the feedback resistors.

The input terminals of the first and the last of the stages are left open to allow additional circuits to be inserted into the signal path. It is, for instance, possible to connect a preamplifier for a magnetic microphone or (record player) cartridge to inputs X–X' or a digital-to-analogue converter stage for a CD player to inputs Y–Y'.

The actual selection is carried out by IC_9 (for signals to be applied to the volume control) or IC_{10} (for signals that are to be routed to the tape outputs). These stages also use a multiplxer followed by an opamp (A_{17} and A_{18} respectively) to prevent distortion in the multiplxers.

The 1 MΩ resistor between the V_{ee} pin and the negative supply rail suppresses any clicks caused by the switching over of the multiplexers.

All opamps are Type 5532, which enjoys a good reputation in hi-fi circles and is reasonably priced

System control

The switching signals for the input stages are provided by the switching control circuit of Fig. 6. Again, the circuit consists of two identical parts, one for the SOURCE selection and one for the TAPE (record) selection. Its operation will be described on the basis of the upper part of the drawing (which is for the control of the inputs for line-out signal).

Which input is selected is determined by an up-and-down key. Every time the mains is switched on, the same source is selected (as set by DIP switch S_{14}). Each key is debounced by an *RC* network (for instance, R_{191}/C_{90} and R_{193}/C_{91}) followed by a buffer (N_{13} and N_{15} respectively).

The signal is then applied to a presettable 4-bit up/down decade counter via N_{16}. The preset of this counter is arranged with the aid of DIP switch S_{14} (A1 is the least significant bit – LSB). When the mains is switched on, the counter is always in the same position.

The up/down signal is provided by N_{15}. If S_{11} is not depressed, the counter is automatical set to the up position. When S_{11} is depressed, the counter receives a down signal. The clock pulse is delayed sufficiently via R_{194} and C_{92} to ensure a



Fig. 5. Circuit diagram of the (single-channel) input stages.



Fig. 6. Circuit diagram of the system control form where the switching instructions for the input stages originate.

properly defined change of state. Output Q4 of the counter is linked to the reset input, so that position 8 is always followed by position 1. It can not work the other round, that is, go from position 1 direct to position 8.

The binary code at outputs Q1–Q3 of IC_{36} is applied direct to the control inputs of the two multiplexers for the line-out signal.

Moreover, IC_{36} is connected to BCD-to-decimal converter IC_{37} that provides all the signals for switching the input buffers.

Each output of IC_{37} drives an LED that indicates which input has been selected. To obviate the need for drive transistors, high intensity LEDs are used that can be driven directly by the output of the 4028.

Construction

The PCB for the input stages is shown in Fig. 7. Note that for stereo operation two of these boards are required. The board is double-sided but not through-plated.

There are, however, not many through-contacts that need to be made. A short length of bare wire must be fitted to all solder pads that are not marked by a component symbol at the component side and this must be soldered at both sides of the board. This applies to 22 holes adjacent to the headers, two holes next to each 4053 and three holes alongside each 4051.

All components and wire links are soldered only at the track side of the board.

Use insulated wire for the wire links.

Sockets may be used for the ICs, but this is not really necessary.

If a microphone/cartridge preamplifier and discrete D–A converter for the CD player are not used, each of terminals A and B (marked X–X' and Y–Y' in Fig. 5) must be shorted by a wire link.

The switching control board shown in Fig. 8 consists of three parts that must be carefully separated from one another with a fine saw. Headers K_{17} and K_{18} must be soldered at the track side of the relevant board, because the boards are to be fitted directly behind the front panel.

Make sure that high-intensity LEDs are used, because other types do not give sufficient light. All LEDs should carry the same type number, including suffix.

Testing

The boards can already be tested for correct operation, for which a suitable power supply is required: ±7.5 V and 5 V. Connect the power lines to the relevant terminals on the boards. Only the input boards need an earth connexion.

Take two pieces of 14-way ribbon cable, about 50 cm long, and fit a suitable connector to each of the four ends. Also fit a suitable connector about 6 cm from one end of each cable. One of the cables is intended to interlink headers K_{13} on the two input boards, while its other end goes to K_{18}. Similarly, the other cable is to interlink headers K_{14}, while its other end goes to K_{17}.

When the supply is switched on, it



Fig. 7. Printed-circuit board for the (single-channel) input stages.

should be possible to select an input for the line-out and one for the tape-out by pressing one of the keys S_{10}–S_{13}.

Use a signal generator and oscilloscope to verify that the input signal causes an output signal at the terminal marked with a black arrow next to IC_{10}. This may also be tested with a signal source, amplifier and loudspeaker. The line-out buses should not carry a signal, because there is as yet no volume control.

Next month: the volume control stages.

Parts list

Input board

Resistors:
R1–R32 = 47 k
R33–R41; R43–R51 = 10 k
R42, R54 = 1 M
R52, R53 = 100 Ω
R55, R56 = 22 Ω

Capacitors:
C1,C2,C5,C6,C9,C10,C13, C14,C17,C18,C21,C22,C25, C26,C29,C30,C34,C35 = = 100 n
C3,C4,C7,C8,C11,C12,C15, C16,C19,C20,C23,C24,C27, C28,C31,C32,C36,C38 = = 33 p
C33,C37,C41 = 220 n
C39,C40 = 1 µ

Semiconductors:
IC1–IC8 = 4053
IC9,IC10 = 4051
IC11–IC19 = NE5532

Miscellaneous:
K1–K12 = audio connector for PCB mounting
K13,K14 = 14-way header

Switching board

Resistors:
R190,R192,R194,R200,R202 R204 = 10 k
R191,R193,R195,R201,R203 R205 = 100 k
R196,R197,R198,R206,R207 R208 = 1 M

Capacitors:
C90–C97,C99–C104 = 100 n
C98 = 1 µ MKT

Semiconductors:
D20,D23–D38 = 3 mm LED (high-intensity type)
IC35,IC38 = 4093
IC36,IC39 = 4510
IC37,IC40 = 4028

Miscellaneous:
S5–S13 = press-key, e.g. Digitast
S14,S15 = 4-pole DIP switch
K17,K18 = 14-way header



Fig. 8. Printed-circuit board for the switching control stages.

8098 EVALUATION BOARD

CONSTRUCTION & TESTING

by J.M. Wald

In Fig. 8b, IC_1 is the 8098 micro-controller; crystal X_1 and capacitors C_3 and C_4 are connected to the on-chip oscillator to control the frequency of operation. The unused I/O lines of the 8098 are connected to CN_2 with resistor array RM_1 providing a valid logic low to unconnected inputs. The data bus is 8 bits wide and is time-multiplexed with the lower eight address bits. The octal three-state latch, IC_6, uses the signal ADV to store the lower eight bits of the address at the start of every memory cycle. Circuit IC_7 is an octal, three-state, bi-directional buffer that is used to buffer the data bus. The buffer is enabled for writes at all times except during read cycles: the RD line is used to control the direction.

Circuit IC_8 is a dual 2-to-4 line decoder that provides three memory chip-select signals and four I/O chip-select signals. The ADV signal is used as a strobe to ensure that the chip-select signals are asserted only during valid memory or I/O cycles.

The I/O enable signal on pin 1 of IC_8 is connected to the READY input of the 8098 to force wait states into all I/O cycles. The I/O cycles are limited to two wait states by the value programmed into the CCB. The three unused I/O select lines, CS5, CS6 and CS7 are connected to connector CN_1.

Circuit IC_2 is the monitor EPROM that is enabled for all addresses below 4000 hex.

Circuit IC_4 is a static RAM that is enabled from 8000 hex to BFFF hex.

Circuit IC_3 is either a static RAM or an EPROM that is enabled from C000 hex to FFFF hex.

Both IC_3 and IC_4 are accessed as two 16 K banks and use two PIO output bits to perform the bank selection function.

Circuit IC_5 is a PIO device that provides 16 I/O lines and a number of system control functions. Resistor arrays RM_2 and

8098 Evaluation Board – Component List

Resistors (0.25W, 5%)

R1, 14	2k2
R2, 3	5k1
R4	10k
R5, 6, 7	470R
R8, 11	33k
R9, 12	100k
R10	10M
R13	47k
RM1, 2, 3	47k SIL resistor array

Capacitors

C1, 8, 9, 23	100 µ 16V radial electrolytic
C2, 5, 6, 7, 11, 12, 16, 17, 18, 19, 20, 24, 28	100n 16V ceramic disc
C3, 4	33p 16V ceramic disc
C13, 14, 15	390p 16V ceramic disc
C10, 21, 22, 27	470p 16V ceramic disc
C25	22µ 16V radial electrolytic
C26	4n7 16V ceramic disc

Connectors

CN1	BS9525 male IDC 40-way strt skt
CN2	BS9525 male IDC 16-way strt skt
CN3	BS9525 male IDC 20-way strt skt
CN4, 5	7-pin PCB DIN socket
CN6	5-pin PCB DIN socket
CN7	4-way power connector

Semiconductors

IC1	Intel P8098
IC2	2764-2 or 27128-2
IC3	62256-15 or 27128-2 or 27256-2
IC4	62256-15
IC5	P82C55A-2
IC6	74HCT373
IC7	74HCT245
IC8	74HCT139 or 74LS139
IC9	MC1488
IC10	MC1489
IC11	74HC04
D1	1N4148
D2, 3	0A91
ZD1	5V1 Zener
ZD2	6V2 1.3W Zener

Miscellaneous

SW1	SPST push to make PCB switch
X1	7.3728MHz crystal
BZ1	Piezo buzzer
F1	Fuse clip x 2

PCB, IC sockets, through-pins, +5V, +9V, -9V power supply, 1A quick-blow fuse

890138



Fig. 8a. Power connexions.



Fig. 8b. The main circuit diagram.

RM_3, and resistor R_{13}, provide valid logic levels for unconnected PIO lines.

On port 2 of the PIO:

Bits 6 and 7 control the bank selection for IC_3 and IC_4.

Bit 5 provides an RTS line for the RS232 interface on CN_4.

Bit 4 is connected either to the buzzer or directly to CN_3. The optional resistor R_{14} limits the current drawn by the buzzer.

Bits 0, 1 and 2 are used as CTS inputs from the three RS232 interfaces on CN_4, CN_5 and CN_6.

Bit 3 is an unused input connected to CN_3.

Circuit IC_{11} is a hex Schmitt inverter that generates the reset signal and also converts the RS232 levels on pin 5 of CN_6 to the levels required by IC_5. Resistor R_{12} and zener ZD_1 clamp the input to a maximum of 5.1 V. Negative input voltages are clamped to –0.7 V. Resistor R_4 limits the input current to a reasonable value.

The reset signal is generated on power up, when the switch is pressed, or when the 8098 RESET pin is forced low by the occurrence of an internal reset event. Resistor R_{11} and capacitor C_{25} provide the power-up reset delay. Resistor R_{10} and capacitor C_{26} form a monostable to lengthen the short reset pulse produced by the 8098.

Circuits IC_9 and IC_{10} are RS232 level shifters. Capacitors C_{13}, C_{14} and C_{15} serve to slow down the rise and fall times of the RS232 drivers. Capacitors C_{21}, C_{22} and C_{27} provide noise protection on the RS232 receivers. Resistors R_1, R_5, R_6 and R_7 provide current limiting if a software fault causes 8098 or PIO pins to switch from input to output mode.



Fig. 9. Connector pinouts (viewed from outside).

Description of the monitor

The monitor program (see Fig. 7 in last month's article for the hex dump) allows code to be developed on a host computer and then downloaded to the evaluation board and executed. The monitor uses two of the RS232 ports on the board.

Connector CN_4 is connected to the host computer aand is used to send commands and data to the board.

Connector CN_5 is connected to a printer and can be used to obtain hex dumps.

Connector CN_6 is free for use by the application program.

The pin-outs of the RS232 and edge connectors are given in Fig. 9.

Whereas the interface on CN_6 uses the 8098 on-chip serial port, the serial ports used for CN_4 and CN_5 are implemented entirely in software.

The memory map for the evaluation board is shown in Fig. 10. The monitor uses the area from hex 8000 to 85FF in bank 0 of IC_4 as working storage. By default, the user stack is located at hex 8800 in bank 0. However, this may be changed with the 'S' command (see below)



Fig. 10. Memory map of 8098 evaluation board.

Figure 11 – Intel Hex Record Format



Byte Count e.g. 10
Address e.g. 8800
Block Type 00 - Data Record 01 - End of file
Data Bytes
Checksum

Notes:

- All bytes are represented by 2 ASCII hex characters, most significant nibble first
- The address is represented by 4 ASCII hex characters, most significant byte first
- The Checksum is the two's complement of the sum of all the bytes in the record from the Byte Count to the last data byte
- The Byte Count is the number of data bytes in the record

890138 - 21

to alter the contents of location hex 18 and 19 (SP). Zero-page locations from hex 30 to 5F are also used by the monitor. Monitor sub-routines use the region from hex 1C to 2F as working registers.

When the board is reset, the monitor initializes the system and waits for five seconds for a Carriage Return character (hex 0D) to be sent on CN_4. If a character is received, the baud rate is set to the baud rate of the received character; otherwise, the baud rate defaults to 1200. Baud rates of 110, 150, 300, 600 or 1200 may be used. The printer port (CN_5) defaults to 4800 baud, but this may be changed with the B command.

Monitor commands

Numbers are in hexadecimal and may be entered with the use of hexadecimal digits 1 to 4, with alphabetic digits entered in upper case. If more than four digits are entered, only the last four are used. The last digit entered may be cancelled by sending a Backspace character (hex 08). The monitor responds to a backspace by echoing "\".

Numbers must be separated by commas or spaces. A partially entered command may be be abandoned by entering an illegal character, such as a plus sign (+). Commands may also be abandoned by entering CTRL>C (hex 03). The commands are described below, where <CR> represents a Carriage Return character and an item enclosed in angle brackets <...> represents a number.

B <baud rate> <CR>
The printer port (CN_5) baud rate is set to <baud rate>, which is one of 300, 600, 1200, 2400 or 4800.

C <bank> <CR>
This command is used to change the bank accessed from IC_3, the optional RAM or EPROM. <bank> must be 0 or 1

D <address1>, <address2> <CR>
The contents of locations from <address1> to <address2> are displayed as a hex dump with 8 bytes per line.

E
The monitor echoes all received characters until a <CTRL>C character is received.

G <address1>, <address2> <CR>
This command starts execution of the user program from <address1>. If <address1> is omitted, the last break point address is used. If <address2> is supplied, a break point is set at <address2>. Providing that the HSI and Software Timer interrupts are enabled, entering <ESCAPE>(hex 1B) returns control to the monitor command line and the values of PC, SP and PSW are displayed. The values of these registers are also displayed when a break point or TRAP instruction is reached.

L
The monitor loads memory from a file downloaded from the host computer in Intel Hex format (see Fig. 11). The monitor will automatically return to the command line if an End-of-File record is received; otherwise, the user must send a <CTRL>C character to terminate the command. After the file has been received, the current execution address of the program is displayed

R
This command may be used to generate a system reset. The monitor will prompt for confirmation by displaying "Reset? (Y/N). Type 'Y' to perform a system reset, otherwise type 'N'. Any other characters entered are ignored. The command performs exactly the same function as when the reset switch is pressed and may be used to return the system to a known state.

S <address> <CR>
The monitor displays the contents of the location at <address>. The next location may be displayed by entering "/". The previous location is displayed by entering "-". The current location can also be changed by entering "=" or "@" followed by the new address and then <CR>. The contents of the current location can be changed by entering the new data followed by <CR>. The newly entered data is verified and, if the location fails to verify, the monitor will display "?".

T <address1>, <address2> <CR>
This is the same as the D command except that the hex dump is sent to the printer port (CN_5) and has 16 bytes per line.

V
This is the same as the L command except that the downloaded file is verified against the contents of the memory instead of replacing the contents of the memory. The command will display the address of any locations that do not verify.

Construction

The evaluation board is constructed on a double-sided printed-circuit board (see Fig. 12).

The first step is to insert all the through pins and ensure that they are soldered on both sides of the board. It is important to double-check this carefully, since it will be virtually impossible to rectify any errors once the other components are in place.

The next step is to solder in the two insulated wire links, LK_1 and LK_2, followed by the diodes and all the resistors, except R_{14}. Check that the diodes are inserted the correct way round. Solder the capacitors, fuse clips and crystal in place; make sure that the electrolytic capacitors are inserted the right way round.

Note that some components must be soldered to pads on both the top and underside of the board.

Finally, solder the IC sockets, connectors and reset switch in place.

The board allows for a number of options.

Firstly, IC_3 may be be a Type 62256 static RAM or Type 2764, 27128 or 27256 EPROM. Depending on the type of chip used, jumpers J_1 and J_2 must be set as shown in Fig. 13.

Secondly, a piezo-electric buzzer may be fitted. Fit resistor R_{14} and solder the buzzer leads to the points indicated in Fig. 14. If a buzzer is not wanted, fit link LK_3 instead.

Checking & testing

Check the board for short-circuits, especially between the power supply lines. Check also for continuity between IC socket pins, using the circuit diagram in Fig. 8a to identify the pins that are connected to each other. Ensure that there are no misplaced components or components inserted the wrong way round.

Insert the fuse and connect the power suply to connector CN7 (see Fig. 9). The



890138 - 1

Fig. 12. Printed circuit (component overlay) for the 8098 evaluation board.

power supply must provide +5 V ±5% at 500 mA; +9 V ±10% at 100 mA; and −9 V ±10% at 100 mA. Turn the supply on and check that the correct voltages appear on the power supply pins of the IC sockets.

If all is well, turn the supply off, wait for the power supply capacitors to discharge, and then insert IC_{11}. Turn the supply on again and check that pressing the reset switch generates a negative pulse on pin 48 of IC_1 and a positive pulse on pin 35 of IC_5. Turn the supply off again, wait for the capacitors to discharge, and then insert IC_1 and ICs_{3-10}.

Insert a Type 2764 or 27128 EPROM containing the code listed in Fig. 7 in the position marked for IC_2. If you use a Type 2764, you should subtract hex 2000 from the addresses listed down the side of the hex dump.

Finally, turn the supply on and check that the board sends the following message down the RS232 interface on CN_4 at 1200 baud:

8098 Monitor V1.8 by J.M. Wald 1989

>

Further reading

The following Intel Data Books are a useful source of information on the 8098, and the 8096 family in general.

8-bit Embedded Controller Handbook, Intel 270645, 1989.

16-bit Embedded Controller Handbook, Intel 270646, 1989.

Embedded Controller Applications Handbook, Intel 270648, 1989.

The section entitled "Using the 8096" in the *16-bit Embedded Controller Handbook* contains a number of useful examples of 8096 code, including examples of a Software Serial Port and a Multiple Channel Pulse Width Modulator.

The address of Intel in the United Kingdom is: **Intel Corporation (UK) Ltd, Pipers Way, SWINDON SN3 1RJ, Telephone (0793) 696000.**

Acknowledgments

INTEL is a trademark of Intel Corporation, USA. HMOS and CHMOS are patented processes of Intel Corporation, USA.

EPROM & source coding

Readers are advised that a programmed EPROM and the source coding for the 8098 evaluation board are available from Mr J.M. Wald via the London Offices of Elektor Electronics (Publishing). Note that all payments for these should be addressed to Mr J.M. Wald. Films of the PCB to Mr Wald's design are available from our London offices.



Fig. 13. IC3 jumper settings



Fig. 14. Optional buzzer.

HARD DISK MONITOR

M. Noteris

Prices of hard disks have fallen considerably over the past few years, and many useful CAD and DTP programs can not be run unless a hard disk with a storage capacity of at least 20 MB is fitted in the PC. Unfortunately, many PC users fail to realize that the huge amount of data on a hard disk is always in danger of being destroyed, overwritten or otherwise damaged by hardware faults or programs that behave erratically. The monitor circuit described provides a visual indication of a number of important control signals for the hard disk, and so helps to find out how this is used (or misused) by certain programs.

PC users have good reason to start worrying when the hard disk falls silent after a series of rapid access operations by a program or installation procedure from the keyboard. In the worst case, the screen goes blank, and the machine no longer responds to keyboard commands. Die-hard PC users describe this condition as BRST (big red switch time), and can only keep smiling, hoping that the computer will boot up again. Since this involves loading the auto-execute and system configuration files from hard disk, a dead silent computer after a 'cold boot' is a real cause to start worrying, digging up the installation manual and, most importantly, looking for the back-up floppy disks.

Hard disk malfunctions, boot-up problems and loss of files, programs and whole directories need not always be caused by hardware faults. While it can not always help to prevent disaster, the monitor circuit described here helps to keep an eye on the hard disk activities of certain programs. As such it is a diagnosis instrument offered to experienced PC users for the prevention of software piracy and viruses. In addition, PC users specialized in hardware add-ons will find the monitor a useful aid for testing and installing hard disks.



HARD DISK MONITOR

- Real-time indication of current cylinder on 4-digit LED read-out
- Supports up to 1,024 cylinders
- Head number indication with LEDs
- Adjustable response time of cylinder read-out
- For all ST506 compatible hard disk drives
- 'Seek Complete' indication
- 'Disk Ready' indication
- 'Write Enable' indication
- 'Fault' indication
- Compact unit to fit in 3½-inch drive slot
- Powered by computer

Principle of operation

The hard disk monitor works on the same principle as the Floppy Disk Monitor published a few months ago (Ref. 1). The block diagram of Fig. 1 shows that the monitor circuit is composed of buffers, counters, decoders and a display section. The number of LED displays is, of course, greater than with the Floppy Disk Monitor. The hard disk monitor is connected in parallel to the cable that carries the control signals between the controller card and the hard disk drive in the PC. The pinning and signal designations on the Shugart control bus (ST506) for hard disk drives is given in Fig. 2.

The count range of the monitor is 1,024, or equal to the maximum number of cylinders (tracks) that can be selected by a standard PC-AT computer (note, however, that certain controllers are capable of addressing up to 1224 cylinders). The counter block in Fig. 1 is, therefore, composed of four decimal counter circuits cascaded via their CARRY OUT and CARRY IN lines.

Since every modern hard disk drive has more than two heads, it is interesting to know the side and the number of the internal disk being written to or read from. The ST506 hard disk control bus has four lines for the selection of a maximum of 16 heads. To visualize the current head number, the four-bit binary head selection code is applied to a decoder with LEDs connected to its outputs.

Most hard disk controller cards allow the use of two drives, which can be addressed individually by a selection code on the command bus. The hard disk monitor has a jumper, J_3, to select the desired drive.

Signals and timing

The diagram of Fig. 3 shows the timing of the main signals on an actuated hard disk bus of a PC-AT computer. The timing of the signals shown forms the basis for the design of the hard disk monitor, and will be examined below.

A difficulty may arise when DIRECTION changes state on the positive edge of the STEP signal. Since the DIRECTION signal is connected to the U/$\overline{D}$ (up/down) input of the track counter, this must be clocked by the trailing edge of the STEP signal.

The TRACK0 signal is used to synchronize the 4-digit track counter to the actual position of the heads. The first STEP pulses may occur at the same time as the actuated TRACK0 signal. This means that TRACK0 may not be used to control the RST (reset) inputs of the counters direct. A monostable is, therefore, used to shorten the TRACK0 pulses to about 0.5 ms, so that the counters are clocked reliably by the STEP signal.

Circuit description

The circuit diagram in Fig. 4 shows that the ST506 bus signals are applied to the monitor circuit via connector K1. Three-state inverting bus drivers IC1 and IC2 are controlled by the DRIVE SELECT signal brought to their G1-G2 (enable) inputs via jumper J3. The TRACK0 signal is inverted and applied to monostable IC3A, which in turn resets the counters.

When the hard disk drive is not selected, the outputs of the bus drivers are switched to the high-impedance mode. Resistor R16 at the input of Schmitt trigger NAND gate IC13C then ensures that the clock inputs of the counters are held logic high. When the hard disk selected with J3 is accessed by the computer, IC1 and IC2 invert the signals on connector K1. The STEP signal is first logic high (= not actuated), so that the counter clock signal does not change state. After a short delay introduced by monostable IC3A, the STEP signal is applied to the counter clock inputs, with its original polarization (both IC2 and IC3A are inverters). The cascaded counters are advanced by the trailing (positive) edge of the STEP pulses.

Counters

The output signal of gate IC13C is applied to the clock inputs of counters IC5 through IC8, and to one input of gate IC13D, of which the function is discussed further on.

The DIRECTION signal is taken direct to the U/$\overline{D}$ inputs of the four counters. These are Types 4510 with a built-in BCD encoder.

BCD-to-7 segment decoder

The outputs of the counters are connected direct to the corresponding inputs of BCD-to-7 segment decoders/display drivers IC9 through IC12. The outputs of these chips Type 4543 need only a series resistor to sink the typical segment current of a LED display segment. High-intensity common-anode LED displays Type HD1131O from Siemens are used for a clear 4-digit track number indication.



Fig. 1. Block diagram of the monitor for ST-506 compatible hard disk drives.

Decimal points

The decimal points on the four 7-segment displays are used to indicate actuation of certain control signals for the hard disk drive.

The WRITE FAULT signal is actuated briefly when a wrong byte is written to the hard disk. The signal is lengthened to about 1.5 s by a monostable composed of NAND gates IC13A and IC13B. Their output signal controls the decimal point on display LD3.

The functions of the three remaining indicators, WRITE, SEEK and READY, require no further discussion.

Head selection

The selected head in the hard disk drive is indicated by LEDs D1 through D16. In most cases, the actual number of LEDs used will be four or five, depending on the number of heads in the hard disk drive (in case of doubt, consult the documentation). In general, only hard disk drives with a storage capacity of 100 MByte or more have 10 or more heads. The head select code is taken from the HEAD SELECT 2^0, through HEAD SELECT 2^3 lines of the ST506 bus, and is converted to an active-low one-of-16 signal by decoder IC4.

In case lines HEAD SELECT 2^2 and HEAD SELECT 2^3 are not used, they may be made logic high at the inputs of IC1 by fitting wire jumpers JP1 and JP2. Also note that some manufacturers of disk controller cards use the ST506 bus lines connected to pins 2 and 4 of K1 for purposes other than head selection.

The terminal marked L in the circuit diagram forms the central supply point for the LED displays.

Mode selection

The FAST/SLOW mode selection switch



Fig. 2. ST-506 bus signal assignment.



Fig. 3. Timing of the main signals in the hard disk monitor circuit.



Fig. 4. Circuit diagram of the hard disk monitor.

shown in the right-hand corner of the circuit diagram controls the response speed of the displays. When the switch is closed, the number of the currently accessed track is indicated in real time. During normal use of the hard disk — that is, after the low-level and high-level formatting procedures — the heads move so fast across the tracks that the display reading becomes unintelligible. The slow mode selected by opening S_1 enables the user to reduce the rate of change of the track readout by setting potentiometer P1. Capacitor C_5 may be increased if the maximum delay that can be set is still too short.

The FAST read-out mode is enabled when S_1 is closed. The switch then takes the $\overline{CLR}$ input of monostable multivibrator MMV_2 to ground, so that the LD (latch disable) inputs of the display drivers are actuated. This results in the display dri-



Fig. 5. Component mounting plan of the printed-circuit board. The display and control sections are separated by cutting the board along the dashed line at the component side.



Fig. 6. Home-made cable to connect the hard disk monitor on to the ST-506 bus.

Parts list

Resistors:
R1 – R7;R11 – R16;R18;R20 = 100k
R8 = 220Ω
R9 = 10k
R10;R12 = 1M0
R17 = 4k7
R19 = 47k
R21 – R52 = 330Ω
P1 = 500k preset H

Capacitors:
C1 = 2µ2; 10 V
C2;C6 = 100n
C3 = 10n
C4 = 150p
C5 = 4µ7; 10 V
C7 = 100µ; 25 V
C8 – C17 = 22n

Semiconductors:
D1 – D16 = red LED (3 mm)
LD1 – LD4 = HD1131O (Siemens)
IC1;IC2 = 74HCT240
IC3 = 74HCT221
IC4 = 74HCT154
IC5 – IC8 = 4510
IC9 – IC12 = 4543
IC13 = 74HCT132

Miscellaneous:
K1 = 34-way straight pin header (double row) and mating IDC cable socket.
S1 = miniature SPST switch.
PCB Type 890186 (see Readers Services page).

vers becoming transparent, i.e., they pass the binary input code immediately to the built-in 7-segment decoders with associated LED drivers.

In the SLOW read-out mode, IC3B forms an oscillator that supplies short pulses to the LD inputs of the display drivers. These pulses cause the applied 4-bit binary code to be latched and displayed until the next LD pulse arrives.

To make sure that only valid track data is stored and displayed, NAND gate IC13D combines the output signal of MMV IC3B with the STEP signal. This arrangement prevents the display latch control signal (the rising edge of the LD pulse) occurring at the instant the counters change state.

Hard disk drive selection

Jumper JP3 is fitted in position 1 or 2 to select the required hard disk drive. Swap the jumper setting if you do not know which drive selection signal is used by the hard disk controller card in your computer. Also note that the first hard disk in the system is sometimes referred to as 0, the second one as 1, etc.

Hardware reset

IBM PCs and compatibles boot from track 0. The TRACK0 signal is actuated and resets the counters in the hard disk monitor almost immediately after the computer is switched on. Although this reset pulse has a well-defined length, the hard disk monitor has a hardware reset circuit,



Fig. 7. Showing the connection of the hard disk monitor between the disk controller card and the hard disk drive.



Fig. 8. Suggested front-panel layout.

R_{14}-C_2, which is useful for experimental purposes. Normally, however, this circuit is inoperative because its output pulse length is shorter than that of the TRACK0 pulse after the computer is switched on. The hardware reset circuit may be disabled by fitting jumper JP_4.

Construction

The availability of a ready-made printed circuit board should enable any one with some experience in working with electronics circuits to build a working hard disk monitor.

The size of the printed circuit board (Fig. 5) is geared to that of a 3½-inch floppy disk drive. Most modern PCs allow this type of disk drive to be installed in a number of locations.

Start the construction by cutting the board along the dashed line to separate the display section from the control section. The boards are later mounted at right angles.

Fit all wire links on the control board, using solid insulated wire. Then fit the components on to the board, checking the value, type number and orientation against the parts list and the component mounting plan printed on the board. Sockets are not strictly required for the integrated circuits.

Mount a 40-pin IC socket on the display board to accept the four LED displays. Next, determine how many LEDs you need for the HEAD NUMBER indication, and fit these parts starting at the left side of the displays.

Use two 10×45 mm aluminium angle pieces and the holes in the display board and the control board to mount these at right angles as shown in the photographs. The lower edge of the display board must be about 3 mm below the track side of the control board. Align the boards horizontally to enable pairs of facing copper track ends to be joined by soldering. After soldering, use a magnifying glass to check for short-circuits between adjacent tracks.

Use flexible, light-duty wire to connect the terminals on the display board to the corresponding terminals on the control board.

Power supply and connection

The hard disk monitor is conveniently powered by the computer via a standard disk drive power connector (see the pinning diagram inset in Fig. 6).

The drive signals for the hard disk monitor are obtained from the ST506 control bus. Connectors are fitted on to the flat ribbon cable as shown in Fig. 6. The connection of this cable in the computer is further illustrated in Fig. 7. The hard disk monitor may also be used with hard-cards, but only if the connection between the hard disk and the controller card is accessible.

Final points

If a 20 MByte hard disk drive is used, the cost of the circuit may be reduced by omitting IC_8, IC_{12} and LD_4 (with only 616 cylinders, there is little point in using the fourth digit). The READY indication is taken over by a discrete LED, connected to pin 3 of IC_2 via a 220 Ω current limiting resistor.

The hard disk file location and editing functions provided by the well-known Norton Utilities are fine for testing the operation of the hard disk monitor, whose read-out should correspond to the track information shown on the monitor.

Reference:

1. "Floppy disk monitor", *Elektor Electronics* July/August 1989.



SEE P. 65 ELEKTOR JANUARY 1990 FOR CORRECTION!

INTRODUCTION TO DIGITAL SIGNAL PROCESSING

by Brian P. McArdle

Digital circuits are usually considered to be easier to understand than analogue ones because they consist of logic gates that can be explained with Boolean algebra. All such circuits may be reduced to a combination of AND, OR and INVERTER (NOT) operations. But from the point of signals, the purpose of digital circuits is to process digital signals and consequently the important topic called Digital Signal Processing has become an essential course in the training of engineers and technicians. The purpose of this article is to explain the differences and similarities between the techniques used to analyse analogue and digital signals. It is only a basic introduction and readers who require a detailed study should consult the many textbooks on the subject.

Analogue signal processing

Before considering digital signals, a review of the techniques used to analyse analogue signals will avoid confusion later on. In the following three sub-sections it is assumed that the signals are continuous with respect to time (i.e., are in a time continuum).

1. Consider a voltage signal $v(t)$ where t refers to time. This can be expressed in terms of frequency by using the **Fourier Transform** as follows.

$$V(\omega) = \int_{-\infty}^{\infty} v(t) e^{-j\omega t} dt. \qquad [1]$$

The result is that the angular frequency, ω, has become the variable instead of t. Hence, the effect of the transform is to change a signal from the **time domain** to the **frequency domain**. The **Inverse Fourier Transform** is

$$v(t) = 1/2\pi \int_{-\infty}^{\infty} V(w) e^{j\omega t} d\omega. \qquad [2]$$

In the special case where $v(t)$ is periodic, the **Fourier Series** can be used as follows

$$v(t) = \sum_{n=-d}^{\infty} \mathbf{C}_n e^{jn\omega t} \qquad [3]$$

and

$$\mathbf{C}_n = \frac{1}{T} \int_{-T/2}^{T/2} v(t) e^{-jn\omega t} dt. \qquad [4]$$

Although the transforms and series can be difficult to apply to complex signals, they are important tools of signal analysis.

2. Consider the circuit in Fig. 1. The input and output signals with respect to time are $v(t)$ and $v_c(t)$ respectively. The most common method of analysis is to use the **Laplace Transform** described by the equation

$$V(s) = \int_0^{\infty} v(t) e^{-st} dt. \qquad [5]$$

The transform changes the signal from the t-domain to the s-domain and the variable s is complex. From the point of analysis, the capacitor may be considered as a component of impedance $1/sC$ as illustrated in Fig. 2. Note that if the capacitor were



Fig.1. Low-pass filter



Fig. 2. Voltage divider

replaced by an inductor L, the impedance would be sL instead of $1/sC$. The voltage and current expressions are transformed as per equation [5] and the circuit is now a simple voltage divider with

$$V_c(s) = \left[\frac{1/sC}{R + 1/sC}\right] V(s) = \frac{V(s)}{1 + sRC}. \qquad [6]$$

In the particular case where the input is sinusoidal, the frequency response can be deduced by substituting $j\omega = s$ in equation [6]. This is but a simple example, but it nevertheless demonstrates the importance of the Laplace Transform.

3. The **Autocorrelation Function** of a signal $v(t)$ is given by

$$R(\tau) = \underset{T \to \infty}{\mathrm{LIM}} \frac{1}{T} \int_{-T/2}^{+T/2} v(t) v(t \pm \tau) dt. \qquad [7]$$

Its importance is best illustrated by considering an example, $v(t) = A\cos(\omega t)$ which, when substituted in equation [7], gives

$$R(\tau) = \frac{A^2}{2} \cos(\omega\tau). \qquad [8]$$

The maximum value occurs at $\tau = 0, T, 2T, 3T$, and so on. In other words, if $v(t)$ is periodic, $R(t)$ is also periodic with the same period. The main applications are the checking of signals for peri-

odicity and the detection of signals corrupyed by noise. If instead of $v(t)$ equation [7] has two different signals $v_1(t)$ and $v_2(t\pm\tau)$, $R(\tau)$ is know as the **Crosscorrelation Function.**

Digital signal processing

Digital signals can either be in digital form from the beginning (i.e., from the source) or analogue signals that undergo an analogue-to-digital conversion. The next two sub-sections consider the analysis of digital signals from these two viewpoints and illustrate the changes required in the various formulas for analogue signals discussed above.

1. Consider the arrangement in Fig. 3. This is a linear feedback shift register of four stages. Each stage is a JK bistable (flip-flop) with a truth table as shown in Fig. 4. The shift register is provid-



Fig. 3. Linear feedback shift register with four stages.



a_{n-1}	J	K	a_n
0	0	0	0
	0	1	0
	1	0	1
	1	1	1
1	0	0	1
	0	1	0
	1	0	1
	1	1	0

Fig. 4. JK bistable (flip-flop).

ed with a seed (e.g., 0101) and the feedback logic generates successive states from this initial state. If the output is taken from the 4th bistable as shown in the diagram, the output is actually a binary sequence $\{a_n\}$ with the incoming bit generated according to

$$a_{n+4} = (a_n + a_{n+3}) \bmod 2 \qquad [9]$$

for $n \geq 4$. In electronics terms, modulo 2 is an exclusive or logic operation. The sequence of states repeats after 15 steps, which means that the output sequence $\{a_n\}$ has period 15. To be precise, this is a maximum length sequence ($2^4-1 = 15$), because the state (0, 0, 0, 0) is not used for linear feedback shift registers. The period is determined by the feedback logic, but this particular point need not be considered. At this stage, the Fourier Transform and Laplace Transform have no relevance, but the Autocorrelation Function is of special interest. The binary sequence $\{a_n\}$ is periodic and its Autocorrelation Function should therefore peak at a shift of 15.

Obviously, equation [7] is not suitable and the following amended version is used (in which k is used rather than τ to indicate the extent of the shift).

$$R(k) = \frac{1}{N}\sum_{i=1}^{N} a_i\, a_{i+k}. \qquad [10]$$

For the output sequence {1, 0, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 1, 1, 1}, the values are:

k: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22

$NR(k)$: 8 4 4 4 4 4 4 4 4 4 4 4 4 8 4 4 4 4 4 4 4



Fig. 5. Digital signal processing network.

The peak values occur at $k = 0$ and 15 as expected. An interesting point is that $R(k)$ is two-valued. This is a property of maximum length linear feedback shift registers, because they generate approximately equal numbers of 1s and 0s. In the example there are eight 1s and seven 0s.

It should be noted that the analysis does not make any reference to voltages, currents or impedances, which would be expected in the analysis of analogue signals or circuits. Once the circuit operates as a digital circuit, only the logic levels need to be considered.

2. Consider the arrangement in Fig. 5. This has both analogue and digital signals at various stages. The output $v_2(t)$ is not derived directly from input $v_1(t)$. The input is sampled to produce a discrete time signal. The switch represents a sampling operation that in turn can be represented mathematically by a delta function:

$$x(n) = v_1(t)\,\delta(t - nT). \qquad [11]$$

This means that the samples are taken every T seconds with $n = 1$ as the first sample and so on. There is a specific condition that samples must be taken at a rate at least twice the maximum frequency of $v_1(t)$ to avoid aliasing. However, before it can be processed as a digital signal, it must be turned into a binary number by the analogue-to-digital conversion operation. In mathematical terms, this can be written:

$$x(n) = \left[X_0, X_1, X_2, \ldots, X_{N-1}\right] = \sum_{i=1}^{N-1} X_i\, 2^i. \qquad [12]$$

Thus, N bits are required to represent each discrete signal with X_0 and X_{N-1} as the LSB and MSB respectively. Two points are of importance:

(a) if, at any time during the sampling operation, $x(n)$ has a value in excess of (2^{N-1}), additional bits are required;

(b) if negative values have to be distinguished from positive values, the negative values are represented by the 2's complement of the positive representations. This would mean that (N+1) bits are required for the full range of values. The extra bit could be considered as a sign bit (e.g., "0" and "1" for positive and negative values respectively).

In the example, the output from the A-to-D converter is input into a microprocessor kit, but any item of digital signal processing equipment would suffice. The output after the D-to-A converted $y(n)$ corresponds to the processed $x(n)$. The delay between inputting $x(n)$ and obtaining $y(n)$ is the processing time required for each discrete signal. In real time, the system could not operate faster than this processing time.

What relevance do the transformations introduced under 'Analogue signal processing' now have?

(i) The Fourier Transform would have to be amended from the version in equation [1] as follows:

$$X(n) = \frac{1}{N}\sum_{m=0}^{N-1} x(m)\, e^{-j2\pi m n/N} \qquad [13]$$

in which n goes from 0 to $(N-1)$. The factor $1/N$ is for normalization. A further development of this expression is the basis for the Fast Fourier Transform (FFT) which is not considered in this article.

(ii) Instead of the Laplace Transform, the **Z Transform** is used. Consider equation [12] again. The Z Transform is given by the equation

$$X(z) = \sum_{n=-\infty}^{\infty} x(n) z^{-n} \qquad [14]$$

in which very often only values of $n \geq 0$ are considered. For the remainder of this article it is assumed that this restriction applies. The transform has turned the sequence $\{x_n\}$ into a series. Its main application is in **digital filters** discussed later in this article. The relationship between z and the Laplace variable s is $z = e^{sT}$. The transform is particularly important for the entire area of Digital Signal Processing.

An important point about the z transform is the shift property. Suppose $y(n) = x(n-1)$, where each term is delayed by one step.

$$\therefore Y(z) = \sum_{n=1}^{\infty} y(n) z^{-n} = y(1) z^{-1} + y(2) z^{-2} + \ldots + y(n) z^{-n} \qquad [15]$$

There is no $y = 0$ since $x(0) = y(1)$ is the first term. Substituting for the $y(n)$'s gives

$$Y(z) = x(0) z^{-1} + x(1) z^{-2} + \ldots + x(n-1) z^{-n} = z^{-1} X(z) \qquad [16]$$

Therefore, z^{-1} represents a delay of one step. (This is similar to analogue circuits where a delay of T seconds is given by e^{sT}, but in practice a first order lag $1/(1+sT)$ is used as an approximation). In the same manner, $y(n) = x(n-m)$ results in $Y(z) = z^{-m}X(z)$ corresponding to a shift of m steps.

Digital filters

Digital filters deserve special mention. Firstly, the word 'filter' may be misleading. Analogue filters operate in the **frequency domain**. They filter out or remove certain frequencies (like the low-pass filter in Fig. 1) that are not required or wanted at the output. Digital filters are quite different. There are two main categories as explained by the following examples.

(1) The circuit in Fig. 6 is a **recursive filter** whose output $y(n)$ depends not only on $x(n)$, but also on the previous output $y(n-1)$. The operation may be described by the equation

$$y(n) = ax(n) + by(n-1) \qquad [17]$$

The use of the Z Transform and the shift property gives

$$Y(z) = aX(z) + bz^{-1}Y(z) \qquad [18]$$

$$= \frac{a}{(1 - bz^{-1})} X(z) \qquad [19]$$

In electronic terms, the binary representation of $x(n)$ and $y(n-1)$ would be processed by a microcomputer (section b under 'Digital signal processing'). This particular example uses the output of the immediate previous stage, but any previous stage or combination of stages could also be used. The only requirement is that the output at any stage must depend on previous outputs. If $X(z)$ is known, $Y(z)$ can be calculated, followed by $y(n)$ from the **Inverse Z Transform**. For example, suppose $x(n) = 1$ for $n \geq 0$, which is the equivalent of a unit step at $t = 0$ in analogue circuits:



Fig. 6. Recursive filter

$$X(z) = \frac{1}{(1 - z^{-1})}. \qquad [20]$$

From **partial fraction decomposition**:

$$Y(z) = \frac{A}{(1 - bz^{-1})} + \frac{B}{(1 - z^{-1})} \qquad [21]$$

With $A = ab/(b-1)$ [22]

and $B = a/(1-b)$, [23]

$\therefore$ $y(n) = Ab^n + B.$ [24]

(2) The circuit in Fig. 7 is a **non-recursive filter**. The output depends on the input and the previous input according to

$$y(n) = ax(n) + bx(n); \qquad [25]$$

$$Y(z) = (a+bz^{-1})X(z). \qquad [26]$$

For $x(n) = 1$ and $n \geq 0$, equation [26] can be rewritten as

$$Y(z) = \frac{a + bz^{-1}}{1 - z^{-1}} = \frac{a}{1 - z^{-1}} + z^{-1} \cdot \frac{b}{1 - z^{-1}} \qquad [26a]$$

Since z^{-1} is a delay,

$$y(0) = a \qquad [27]$$

and

$$y(n) = a + b \qquad \text{for } n \geq 1. \qquad [28]$$



Fig. 7. Non-recursive filter

This result agrees with an intuitive understanding of the circuit; the output is stepped up at first by a and finally by (a+b).

Both examples are intended to explain the various operations and do not represent specific processes. Note the difference between equations [19] and [26]. The apparently simple change of feeding back the unprocessed signal, i.e., $x(n-1)$ instead of $y(n-1)$ produces a totally different type of filter with a major difference in behaviour and response.

Note that the terms **finite impulse response** (FIR) and **infinite impulse response** (IIR) may be used instead of non-recursive and recursive respectively.

Kalman filter

The arrangement in Fig. 8 is known as a **Kalman filter**. It operates as a **recursive estimator**. While 'recursive' requires no explanation, it is clear that 'estimator' implies that values have been approximated and may not be accurate. The term $\ddot{y}(n)$ at the



Fig. 8. Kalman Recursive Estimator



Fig. 9. Kalman Recursive Predictor

output represents a value close to, but not equal to, $y(n)$. In mathematical terms:

$$\ddot{y}(n) = y(n) + \varepsilon(n), \qquad [29]$$

where $\varepsilon(n)$ represents the error that could be caused by additive noise, and so on. If $x(n)$ is the input at stage n, representing an observed or measured value, the output is given by:

$$\ddot{y}(n) = a[x(n) - bc\ddot{y}(n-1)] + b\ddot{y}(n-1). \qquad [30]$$

The first part of the right-hand side of equation [30] represents a correction factor to the overall recursive operation. In other words, the process is designed to have $\ddot{y}(n)$ approximated by $b\ddot{y}(n-1)$ plus a correction. Parameters a, b and c are chosen to minimize the **mean square error**. Usually, b and c are constants, whereas a varies with n and is written as $a(n)$ in most textbooks.

Figure 9 shows a **recursive predictor**, which, instead of deducing $\ddot{y}(n)$ from $\ddot{y}(n-1)$ and $x(n)$, attempts to predict $\ddot{y}(n)$ from $\ddot{y}(n-1)$ and $x(n-1)$. This is a one-step predictor, i.e., it predicts just one step ahead of the input. Parameters a, b and c are chosen to minimize the MSE as in the previous case. Since the input would normally be random, the correction term would be small enough to allow the predicted $\ddot{y}(n)$ to be taken as $b\ddot{y}(n-1)$. The main application of this circuit is in **tracking**, and so on. Readers who require a detailed analysis of these networks should consult Ref.(2).

Conclusions

The entire area of Digital Signal Processing has blossomed during the past ten years. Future developments are too difficult to predict, but the fundamental ideas outlined in this article should be known by every engineer and technician. The trick is to have a clear hold on the ideas so that they are understood like basic transistor circuits. If it appears that an engineer or technician involved solely in digital electronics does not need to know Ohm's law, that is an exaggeration. Fundamental ideas still apply in analogue and digital circuits alike.

References

Signal Processing: Discrete Spectral Analysis, Detection and Estimation by Mischar Schwartz and Leonard Shaw; McGraw Hill (USA) 1975.

Digital and Kalman Filtering by S.M. Bozic; Edward Arnold, London, 1979.

Signal Processing: Principles and Applications by D. Brook and R.J. Wynne; Edward Arnold, London, 1988.

Editor's note: Readers may also find *Circuits, Signals and Devices* by Michael Julian (Longman Scientific and Technical - 1988) of interest.

EVENTS

IEE Meetings

1 Dec — Modelling, simulation and control of discrete event systems.
6 Dec — The decline in electronic manufacturing: what are we doing about it?
8 Dec — Testability: the IEE guidelines.
11–13 Dec — Sonar signal processing.
11–14 Dec — Mobile radio and personal communications.
12–13 Dec — Creative digits.
15 Dec —Image processing and understanding: applications in manufacturing.
18 Dec — Analogue optical communications.

Information on these, and many other, events may be obtained from the **IEE • Savoy Place • LONDON WC2R 0BL • Telephone 01-240 1871.**

A number of conferences has been organized by Blenheim Online to take place at the Queen Elizabeth II Centre, London. These include the **Cellular and Mobile Communications Conference** on 28–29 November; the **European Satellite Communications 89 Conference** on 30 November and 1 December; and the **Electronic Messaging Conference on 6–7 December.** There is also a seminar on **DEC and IBM Connectivity** on 12–13 December.
Details on all these events from **Blenheim Online • Blenheim House • Ash Hill Drive • PINNER HA5 2AE • Telephone 01-868 4466.**

The **Financial Times** annual conference on **World Telecommunications** will be held at the Hotel Inter Continental, 1 Hamilton Place, London W1, on 4–5 December.
Details from the **Financial Times Conference Organization • 126 Jermyn Street • LONDON SW1Y 4UJ • Telephone 01-925 2323**

A number of seminars has been organized for this month by Frost & Sullivan. Subjects include: **Information Technology; Telecommunications & Data Communications; and Electronic Engineering.**
Details from **Frost & Sullivan • Sullivan House • 4 Grosvenor Gardens • LONDON SW1W 0DH • Phone 01-730 3438.**

TRANSISTOR CURVE TRACER

T. Wigmore

With so many transistors used in today's equipment, a good tester for these devices is a must in every electronics workshop. And yet, most of us use a multimeter to check transistors. Although such a test is usually adequate for a quick o.k./faulty test, it fails to provide information on the characteristics of the device under test. The curve tracer presented here works in conjunction with an oscilloscope, and is capable of performing a stepped current amplification test on pnp as well as on npn transistors. The instrument so allows unknown or unmarked types to be matched to known ones, which is a frequent requirement in fault-finding and repair work.

The so-called output curve is among the most important transistor characteristics. The curve shows how the collector current (on the *Y*-axis) depends on the collector-emitter voltage (on the *X*-axis), with base current for the relevant bias setting as a parameter. By stepping up the base current within the permissible range, characteristic curves of different edge steepness are obtained on an oscilloscope or plotter. These curves indicate whether the transistor is good or faulty, and also allow its current amplification to be estimated. Furthermore, a useful indication is provided of the linearity and the resistance characteristic in the saturation range. Finally, since the tester can handle both npn and pnp transistors, the curves allow matching, complementary devices to be selected from available batches.



Digital and analogue

Two quite different test signals are required to write the output characteristic of a transistor: the base current must be switched in steps, while the collector voltage must have a continuous range of 0 V to the maximum value. Not surprisingly, therefore, the base current is controlled digitally, and the collector voltage by an analogue circuit. The latter also has a controlling function on the base current generator to prevent this stepping up or down while a curve is being written.

The collector voltage is supplied by a triangular generator consisting of a Schmitt-trigger and an integrator (see Fig. 1). The Schmitt-trigger is composed of a 1.45-times amplifier and a comparator. The amplifier supplies the reference level for the comparator. To ensure the required thresholds and hysteresis, the reference level, in turn, depends on the output level of the Schmitt-trigger. Diodes between the amplifier and the comparator allow the two switching thresholds of the Schmitt-trigger to be set to 0 V and 8 V, or 0 V and −8 V, as required for npn or pnp transistors respectively. The combination of the Schmitt-trigger and the integrator results in a triangular-wave generator whose output voltage varies between 0 V and 8 V, or 0 V and −8 V. This signal is used as the collector-emitter voltage for the transistor under test.

The triangular signal is fairly simple to convert into a rectangular one, which is used to clock the digital part of the circuit. As the collector-emitter voltage starts to rise (from 0 V with npn transistors, and from −8 V with pnp types), a counter, and with it the base current, is incremented by one step. The counter drives a discrete digital-to-analogue (D-A) converter that translates the 3-bit counter value into base current steps of 25 µA. Switch S_2 allows the D-A converter to be driven by two instead of three bits to select between four or eight displayed characteristic curves.

Although in theory not quite correct for the relevant test on the transistor, an emitter resistor is used to translate current into voltage. This arrangement was preferred over a collector resistor because most oscilloscope inputs have one grounded terminal.

Finally, a current limiter has been added on the integrator output stage to eliminate the risk of the test circuit being overloaded by a faulty transistor.

Detailed operation

The power supply — see the circuit diagram of Fig. 2 — inclusive of the mains transformer is accommodated on the printed-circuit board. The secondary transformer voltage is rectified to give a symmetrical direct voltage. Under no-load conditions, there is about 14 V on C_2 and C_3. Since single-phase rectification is used, the supply voltage has a relatively high ripple, and falls a few volts when a good transistor with high current amplification is being tested. Under this condi-



Fig. 1. Block diagram of the transistor curve tracer.

counter state	4 curves		8 curves	
	pnp	npn	pnp	npn
000	−75	0	−175	0
001	−50	25	−150	25
010	−25	50	−125	50
011	0	75	−100	75
100	−75	0	−75	100
101	−50	25	−50	125
110	−25	50	−25	150
111	0	75	0	175
	base current I_B (μA)			

Table 1. Digital current control.

tion, the transformer's secondary voltage will also drop to its nominal (loaded secondary) value. The unregulated supply voltage is used to power the analogue part of the circuit. This voltage is too high to power counter IC_1. Also, the supply voltage of the counter must be regulated because it determines the base current for the transistor under test. Zener diodes are, therefore, used to stabilize the IC supply voltage at ±5.6 V. The symmetrical supply enables the counter outputs to switch between positive and negative voltages relative to ground, corresponding to a logic 1 and a logic 0 respectively. These



Fig. 2. Circuit diagram of the curve tracer, which is a combination of analogue and digital electronics.



Fig. 3. Component mounting plan of the single-sided printed-circuit board for the transistor curve tracer.

Parts list

Resistors:
R1 = 1Ω0
R2 – R6;R11 = 100k
R7;R8 = 1k5
R9 = 220k
R10 = 560k
R12;R16 = 470k
R13 = 680k
R14 = 100Ω
R15 = 4k7
R17 = 10Ω

Capacitors:
C1 = 10µ; 16 V; radial
C2;C3 = 1000µ; 25 V; radial
C4 = 100n
C5 = 1n0
C6 = 220n

Semiconductors:
D1;D2 = 1N4001
D3;D4= zener diode 5V6; 400 mW
D5 – D12 = 1N4148
D13;D14 = BAT85
T1 = BD139
T2 = BD140
IC1 = 4024
IC2 = TL084

Miscellaneous:
S1 = miniature double-pole toggle (DPDT) switch.
S2 = miniature on/off (SPST) switch.
Tr1 = PCB mount transformer 9 V @ 7.5VA.
K1;K2 = BNC socket (e.g. PCB-mount type UG-1094/UP from Monacor).
K3 = 2-way screw terminal block, pitch 10 mm.
Heat-sinks for T1 and T2.
Enclosure 150×80×50 mm, e.g. Bopla type E440VL.
PCB Type 890177 (see Readers Services page).

levels enable the D-A converter to be kept simple but still capable of generating the required positive and negative base currents.

The D-A converter consists of resistors R2–R6 and diodes D7–D12. The latter parts separate the positive and negative half periods of the currents that may be carried by the resistors. The value and direction (sign) of the currents depend on the counter value, and the positions of S1 and S2, which are in accordance with the transistor type. Table 1 summarizes all conditions that apply when a transistor is connected for testing.

The analogue part of the circuit closely follows the block diagram. What is not so apparent, however, is how the operation of the analogue circuit remains largely unaffected by the unregulated supply voltage. For opamp A1, this is relatively easy to understand because the output voltage of this amplifier simply follows the input voltage with practically no effect of the supply voltage. This is not so with comparator A2, since here the input voltage determines how the output voltage shifts as far as possible towards one of the supply voltages, which are subject to considerable variation. Clearly, if a fluctuating input voltage were applied to the integrator around A3, the circuit would be incapable of generating a well-defined triangular output voltage. Note that this, in principle, need not be a problem: the only requirement is that the output voltage swings between two extremes.

The comparator, however, serves to clock the counter, which has a lower supply voltage. Clamping diodes are connected to the clock input of the counter as a protection against too high voltages. Together with current limiter R9, the diodes ensure a stable rectangular voltage of about 6 V_{pp} at the input of the counter and, therefore, at the input of the integrator. The result of the clamping and regulation circuit is a triangular output voltage whose rate of rise is practically independent of the supply voltage.

The stabilized rectangular voltage also enables A1 to supply a reference level for comparator A2 that is hardly affected by the supply voltage. Hence, the inflection points of the triangular voltage occur at accurately defined and stable voltage levels.

In order to be able to test medium- and high-power transistors also, the integrator opamp is followed by two transistors that are protected against short-circuits by the circuit around D13, D14 and A4. The two Schottky diodes type BAT85 have a threshold voltage of about 0.4 V. They conduct when the voltage on R1 (I_C>400 mA) exceeds the threshold, and cause A4 to shift the voltage at the + input of integrator A3 to a level where the integration operation stops. The + input is



Fig. 4. Screendump provided by a Hewlett-Packard digital oscilloscope to illustrate the operation of the transistor curve tracer.

normally at 0 V. When actuated, the protection circuit causes the oscilloscope to show only a fixed bright spot instead of four or eight traces.

Building the tracer

The complete circuit is accommodated on the printed-circuit board shown in Fig. 3. Populating the board is straightforward and should not cause any difficulty.

The enclosure stated in the parts list requires the four squares at the corners of the PCB to be cut off. Great attention should be paid to safety as the mains voltage is applied direct to the board via a 2-way screw terminal block.

Although the board is designed to accommodate PCB-mount BNC sockets, standard types may also be used with short lengths of screened wire. Connect switch S_1 to terminals a, b, c, a', b' and c', which are at different locations on the board. Be sure not to mix up points a and a'.

Use short, flexible wires terminated in small crocodile clips to connect the transistor to the tester. Do not make these flying leads longer than about 10 cm on penalty of creating stray capacitance that may affect the test results.

Finally, insert a small rubber cabinet foot between the facing metal tabs of T_1 and T_2 to eliminate any risk of a short-circuit.

Using the curve tracer

Before discussing the practical use of the transistor curve tracer, it is worth while to have a look at Fig. 4. This shows the printout on paper (screendump) obtained with a Hewlett-Packard digital oscilloscope and associated plotter. The signals on the upper two traces, I_c and $U_{c\text{-}e}$, are combined with the aid of the X-Y mode of the oscilloscope. The resulting graphs form the output characteristics of the transistor under test. It should be noted that each graph is written two times: first with $U_{c\text{-}e}$ rising, and then with $U_{c\text{-}e}$ falling. This results in the 'chopped' upper I_c curve. The output characteristics were obtained with a transistor Type BC141-10.

Connect the curve tracer to the oscilloscope via two short coax cables. Initially, set the scope to X-Y mode, 10 mV/div. on the Y channel, and 1 V/div. on the X channel. Since the collector current is measured via a 1 Ω resistor, the Y-axis indicates the voltage in volts and the current in ampères, obviating calculations. For pnp transistors, the characteristic must be inverted. This is achieved with the INVERT control provided on most oscilloscopes.

The photographs of Fig. 5 show a few transistor characteristics obtained with the curve tracer. Figure 5a shows the characteristic of a BC547A. By comparison, a BC547B (Fig. 5b) has a higher current amplification, but a quite different rate of rise of the top three curves. The curves in Fig. 5c belong to a BC550, and are even straighter than those in Fig. 5b, indicating better linearity than the previous two transistors. In addition, the BC550 has very little noise, which makes it eminent for application as and audio preamplifier.

Care should be taken when testing a high current gain transistor such as the BC550C (Fig. 5d). The current amplification is so high that there exists a real danger of the maximum permissible collector current or dissipation being exceeded (note that three of the eight curves run off the oscilloscope screen). If necessary, use S_2 to reduce the number of curves from eight to four. This setting also reduces the maximum base current from 175 µA to a safer 75 µA.

The curve tracer is also fine for selecting a replacement type for an unknown transistor that has been found to be faulty. Fortunately, much consumer equipment has a number of identical transistors. Remove one with the same type number as the faulty transistor, and connect it to the curve tracer. The resulting characteristic on the scope will, in many cases, enable you to find a near equivalent transistor of known type and make from an available lot.



Fig. 5. Examples of curves obtained with some commonly used transistors. From the left to the right: BC547A, BC547B, BC550, BC550C.

ORDER YOUR COPY OF THE NEW MAPLIN CATALOGUE ON SALE NOW

Pick up a copy from any W.H. Smith for just £2.25 or post this coupon now to receive your copy for just £2.25 + 50p p & p. If you live outside the U.K. send £4 or 17 International Reply Coupons. I enclose £2.75.

Name .....

Address .....

.....

.....

.....

Post Code .....

Send to Maplin Electronics, P.O. Box 3, Rayleigh, Essex SS6 8LR.

AVAILABLE FROM 10th NOVEMBER 1989 IN ALL W.H. SMITH STORES

E 90

OVER 580 PAGES WITH HUNDREDS OF NEW PRODUCTS AT SUPER LOW PRICES

THE NEW MAPLIN CATALOGUE – WORLDS APART!

1990 BUYER'S GUIDE TO ELECTRONIC COMPONENTS SEND FOR YOUR COPY TODAY